A 0.004mm2 portable multiphase clock generator tile for 1.2GHz RISC microprocessor

Inhwa Jung; Gunok Jung; Janghoon Song; Moo Young Kim; Junyoung Park; Sung Bae Park; Chulwoo Kim

A 0.004mm² portable multiphase clock generator tile for 1.2GHz RISC microprocessor

Inhwa Jung, Gunok Jung, Janghoon Song, Moo Young Kim, Junyoung Park, Sung Bae Park, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A portable multiphase clock generator capable of adjusting its clock phase according to input clock frequencies has been developed. It consists of a full-digital CMOS circuit that leads to a simple, robust, and portable IP. One-cycle lock time enables clock-on-demand circuit structures. The implemented low power clock generator tile occupies only 0.004mm and operates at variable input frequencies ranging from 625MHz to 1.2GHz.

Original language	English
Title of host publication	2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers
Pages	104-105
Number of pages	2
Publication status	Published - 2006
Externally published	Yes
Event	2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States Duration: 2006 Jun 15 → 2006 Jun 17

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2006 Symposium on VLSI Circuits, VLSIC
Country/Territory	United States
City	Honolulu, HI
Period	06/6/15 → 06/6/17

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Cite this

A 0.004mm² portable multiphase clock generator tile for 1.2GHz RISC microprocessor. / Jung, Inhwa; Jung, Gunok; Song, Janghoon et al.
2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers. 2006. p. 104-105 1705331 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jung, I, Jung, G, Song, J, Kim, MY, Park, J, Park, SB & Kim, C 2006, A 0.004mm² portable multiphase clock generator tile for 1.2GHz RISC microprocessor. in 2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers., 1705331, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 104-105, 2006 Symposium on VLSI Circuits, VLSIC, Honolulu, HI, United States, 06/6/15.

@inproceedings{b6e664fab58349159cc07003ecf51607,

title = "A 0.004mm2 portable multiphase clock generator tile for 1.2GHz RISC microprocessor",

abstract = "A portable multiphase clock generator capable of adjusting its clock phase according to input clock frequencies has been developed. It consists of a full-digital CMOS circuit that leads to a simple, robust, and portable IP. One-cycle lock time enables clock-on-demand circuit structures. The implemented low power clock generator tile occupies only 0.004mm and operates at variable input frequencies ranging from 625MHz to 1.2GHz.",

author = "Inhwa Jung and Gunok Jung and Janghoon Song and Kim, {Moo Young} and Junyoung Park and Park, {Sung Bae} and Chulwoo Kim",

year = "2006",

language = "English",

isbn = "1424400066",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "104--105",

booktitle = "2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers",

}

TY - GEN

T1 - A 0.004mm2 portable multiphase clock generator tile for 1.2GHz RISC microprocessor

AU - Jung, Inhwa

AU - Jung, Gunok

AU - Song, Janghoon

AU - Kim, Moo Young

AU - Park, Junyoung

AU - Park, Sung Bae

AU - Kim, Chulwoo

PY - 2006

Y1 - 2006

N2 - A portable multiphase clock generator capable of adjusting its clock phase according to input clock frequencies has been developed. It consists of a full-digital CMOS circuit that leads to a simple, robust, and portable IP. One-cycle lock time enables clock-on-demand circuit structures. The implemented low power clock generator tile occupies only 0.004mm and operates at variable input frequencies ranging from 625MHz to 1.2GHz.

AB - A portable multiphase clock generator capable of adjusting its clock phase according to input clock frequencies has been developed. It consists of a full-digital CMOS circuit that leads to a simple, robust, and portable IP. One-cycle lock time enables clock-on-demand circuit structures. The implemented low power clock generator tile occupies only 0.004mm and operates at variable input frequencies ranging from 625MHz to 1.2GHz.

UR - http://www.scopus.com/inward/record.url?scp=39749162917&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749162917&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:39749162917

SN - 1424400066

SN - 9781424400065

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 104

EP - 105

BT - 2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers

T2 - 2006 Symposium on VLSI Circuits, VLSIC

Y2 - 15 June 2006 through 17 June 2006

ER -