A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications

Seungwoo Park; Yoonjae Choi; Jincheol Sim; Jonghyuck Choi; Hyunsu Park; Youngwook Kwon; Chulwoo Kim

doi:10.1109/ISSCC42615.2023.10067541

A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications

Seungwoo Park
, Yoonjae Choi
, Jincheol Sim
, Jonghyuck Choi
, Hyunsu Park
, Youngwook Kwon
, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

27 Citations (Scopus)

Abstract

With increasing demand for 50textGb/S+, transceivers, PAM-4 modulation has become dominant over NRZ modulation [1-5], [7], and multiphase clocking is used to maximize data rate in a given process technology. However, the use of high-resolution phase interpolators (Pls) [1] or a 2times frequency oscillator (OSC) and multiple Pls [2] results in high power consumption. Therefore, baud-rate clock and data recovery (CDR) can be a great option to replace 2 times oversampling CDR for the energy-efficient receiver (RX). It only requires a single phase per Ul, reducing the burden of multiphase clock generation and distribution. Recently, the Mueller-Muller (MM) phase detector (PD) has been widely utilized for baud-rate CDR in ADC-based PAM-4 RXs for elaborate equalization in a high-loss channel [3]. However, using a time-interleaved SAR ADC results in high power consumption, which is unsuitable for short-reach applications with alleviated channel loss.

Original language	English
Title of host publication	2023 IEEE International Solid-State Circuits Conference, ISSCC 2023
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	118-120
Number of pages	3
ISBN (Electronic)	9781665428002
DOIs	https://doi.org/10.1109/ISSCC42615.2023.10067541
Publication status	Published - 2023
Event	2023 IEEE International Solid-State Circuits Conference, ISSCC 2023 - Virtual, Online, United States Duration: 2023 Feb 19 → 2023 Feb 23

Publication series

Name	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume	2023-February
ISSN (Print)	0193-6530

Conference

Conference	2023 IEEE International Solid-State Circuits Conference, ISSCC 2023
Country/Territory	United States
City	Virtual, Online
Period	23/2/19 → 23/2/23

Bibliographical note

Publisher Copyright:
© 2023 IEEE.

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/ISSCC42615.2023.10067541

Cite this

Park, S., Choi, Y., Sim, J., Choi, J., Park, H., Kwon, Y., & Kim, C. (2023). A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications. In 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023 (pp. 118-120). (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 2023-February). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC42615.2023.10067541

A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications. / Park, Seungwoo; Choi, Yoonjae; Sim, Jincheol et al.
2023 IEEE International Solid-State Circuits Conference, ISSCC 2023. Institute of Electrical and Electronics Engineers Inc., 2023. p. 118-120 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 2023-February).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Park, S, Choi, Y, Sim, J, Choi, J, Park, H, Kwon, Y & Kim, C 2023, A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications. in 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 2023-February, Institute of Electrical and Electronics Engineers Inc., pp. 118-120, 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023, Virtual, Online, United States, 23/2/19. https://doi.org/10.1109/ISSCC42615.2023.10067541

Park S, Choi Y, Sim J, Choi J, Park H, Kwon Y et al. A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications. In 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023. Institute of Electrical and Electronics Engineers Inc. 2023. p. 118-120. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). doi: 10.1109/ISSCC42615.2023.10067541

Park, Seungwoo ; Choi, Yoonjae ; Sim, Jincheol et al. / A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications. 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023. Institute of Electrical and Electronics Engineers Inc., 2023. pp. 118-120 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

@inproceedings{8318590f63da4a8cba489469a83d0416,

title = "A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications",

abstract = "With increasing demand for 50textGb/S+, transceivers, PAM-4 modulation has become dominant over NRZ modulation [1-5], [7], and multiphase clocking is used to maximize data rate in a given process technology. However, the use of high-resolution phase interpolators (Pls) [1] or a 2times frequency oscillator (OSC) and multiple Pls [2] results in high power consumption. Therefore, baud-rate clock and data recovery (CDR) can be a great option to replace 2 times oversampling CDR for the energy-efficient receiver (RX). It only requires a single phase per Ul, reducing the burden of multiphase clock generation and distribution. Recently, the Mueller-Muller (MM) phase detector (PD) has been widely utilized for baud-rate CDR in ADC-based PAM-4 RXs for elaborate equalization in a high-loss channel [3]. However, using a time-interleaved SAR ADC results in high power consumption, which is unsuitable for short-reach applications with alleviated channel loss.",

author = "Seungwoo Park and Yoonjae Choi and Jincheol Sim and Jonghyuck Choi and Hyunsu Park and Youngwook Kwon and Chulwoo Kim",

note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023 ; Conference date: 19-02-2023 Through 23-02-2023",

year = "2023",

doi = "10.1109/ISSCC42615.2023.10067541",

language = "English",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "118--120",

booktitle = "2023 IEEE International Solid-State Circuits Conference, ISSCC 2023",

}

TY - GEN

T1 - A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications

AU - Park, Seungwoo

AU - Choi, Yoonjae

AU - Sim, Jincheol

AU - Choi, Jonghyuck

AU - Park, Hyunsu

AU - Kwon, Youngwook

AU - Kim, Chulwoo

PY - 2023

Y1 - 2023

N2 - With increasing demand for 50textGb/S+, transceivers, PAM-4 modulation has become dominant over NRZ modulation [1-5], [7], and multiphase clocking is used to maximize data rate in a given process technology. However, the use of high-resolution phase interpolators (Pls) [1] or a 2times frequency oscillator (OSC) and multiple Pls [2] results in high power consumption. Therefore, baud-rate clock and data recovery (CDR) can be a great option to replace 2 times oversampling CDR for the energy-efficient receiver (RX). It only requires a single phase per Ul, reducing the burden of multiphase clock generation and distribution. Recently, the Mueller-Muller (MM) phase detector (PD) has been widely utilized for baud-rate CDR in ADC-based PAM-4 RXs for elaborate equalization in a high-loss channel [3]. However, using a time-interleaved SAR ADC results in high power consumption, which is unsuitable for short-reach applications with alleviated channel loss.

AB - With increasing demand for 50textGb/S+, transceivers, PAM-4 modulation has become dominant over NRZ modulation [1-5], [7], and multiphase clocking is used to maximize data rate in a given process technology. However, the use of high-resolution phase interpolators (Pls) [1] or a 2times frequency oscillator (OSC) and multiple Pls [2] results in high power consumption. Therefore, baud-rate clock and data recovery (CDR) can be a great option to replace 2 times oversampling CDR for the energy-efficient receiver (RX). It only requires a single phase per Ul, reducing the burden of multiphase clock generation and distribution. Recently, the Mueller-Muller (MM) phase detector (PD) has been widely utilized for baud-rate CDR in ADC-based PAM-4 RXs for elaborate equalization in a high-loss channel [3]. However, using a time-interleaved SAR ADC results in high power consumption, which is unsuitable for short-reach applications with alleviated channel loss.

UR - https://www.scopus.com/pages/publications/85151615776

U2 - 10.1109/ISSCC42615.2023.10067541

DO - 10.1109/ISSCC42615.2023.10067541

M3 - Conference contribution

AN - SCOPUS:85151615776

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 118

EP - 120

BT - 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2023 IEEE International Solid-State Circuits Conference, ISSCC 2023

Y2 - 19 February 2023 through 23 February 2023

ER -

A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications

Abstract

Publication series

Conference

Bibliographical note

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this