Abstract
A delay-locked loop (DLL)-based clock generator for dynamic frequency scaling has been developed in a 0.35-μm CMOS technology. The proposed clock generator can generate clock signals ranging from 120 MHz to 1.8 GHz and change the frequency dynamically in a short time. If the clock generator scales its output frequency dynamically by programming with the same last bit, it takes only one clock cycle to lock. In addition, the clock generator inherits advantages of a DLL. The proposed DLL-based clock generator occupies 0.07 mm2 and has a peak-to-peak jitter of ±6.6 ps at 1.3 GHz.
Original language | English |
---|---|
Article number | 1683899 |
Pages (from-to) | 2077-2082 |
Number of pages | 6 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 41 |
Issue number | 9 |
DOIs | |
Publication status | Published - 2006 Sept |
Keywords
- Clock generator
- DLL-based frequency multiplication
- Delay-locked loop (DLL)
- Fast lock
- Low jitter
ASJC Scopus subject areas
- Electrical and Electronic Engineering