Abstract
This paper presents a direct digital frequency synthesizer (DDFS) based on the nonlinear DAC with a maximum operating frequency of 2 GHz. This work proposes three design methods to enhance the performance of a DDFS. First, a multi-level momentarily activated bias is proposed to reduce power dissipation in the phase accumulator. Second, a coarse phase-based consecutive fine amplitude grouping scheme is presented to reduce hardware complexity and power consumption in the digital decoder. Third, the mixed-wave conversion topology in the nonlinear DAC is proposed to improve the output spectral purity. The DDFS with 9 bit amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 55.1 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The prototype DDFS is fabricated in a 55-nm CMOS. It occupies an active area of 0.1 mm2 with a total power dissipation of 130 mW. The figure of merit of this DDFS is 8944 GHz · 2(SFDR/6)/W.
Original language | English |
---|---|
Article number | 6917224 |
Pages (from-to) | 2976-2989 |
Number of pages | 14 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 49 |
Issue number | 12 |
DOIs | |
Publication status | Published - 2014 Dec |
Keywords
- CMOS current mode logic
- Direct digital frequency synthesizer (DDFS)
- digital-to-analog converter (DAC)
- phase accumulator
- segmented nonlinear DAC
ASJC Scopus subject areas
- Electrical and Electronic Engineering