A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile

Sewook Hwang, Minyoung Song, Young Ho Kwak, Inhwa Jung, Chulwoo Kim

Research output: Contribution to journalArticlepeer-review

20 Citations (Scopus)

Abstract

A frequency-locked loop (FLL) based spread-spectrum clock generator (SSCG) with a memoryless Newton-Raphson modulation profile is introduced in this paper. The SSCG uses an FLL as a main clock generator. It brings not only an area reduction to the SSCG but also the advantage of having multiple frequency deviations. A double binary-weighted DAC is proposed that modulates the frequency information of the frequency detector using a 1-1-1 MASH $\Delta \Sigma$ modulator. The Newton-Raphson mathematical algorithm is applied to the proposed profile generator in order to generate the optimized nonlinear profile without needing any memory, resulting in a reduction in the area and the power consumption. It also makes it possible to have multiple modulation frequencies. The SSCG can support 14 frequency deviations of $\pm 0.5\%$ to 3.5% in steps of 0.5% and three modulation frequencies of $f \rm m, $2 f \rm m and $3 f \rm m. It achieved an EMI reduction of 19.14 dB with a 0.5% down spreading and a 31 kHz modulation frequency, while employing a core area of 0.076 ${\hbox{mm}} 2 in a 0.13-$\mu{\hbox{m}} $ CMOS process and consuming 23.72 mW at 3.5 GHz.

Original languageEnglish
Article number6155616
Pages (from-to)1199-1208
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume47
Issue number5
DOIs
Publication statusPublished - 2012 May

Bibliographical note

Funding Information:
Manuscript received August 01, 2011; revised December 12, 2011; accepted December 21, 2011. Date of publication February 20, 2012; date of current version April 25, 2012.This paper was approved by Associate Editor Anthony Chan Carusone. This work was supported by the Ministry of Knowledge Economy, Korea, under the University ITRC support program supervised by the National IT Industry Promotion Agency (NIPA-2011-C1090-1101-0003).

Keywords

  • Double binary-weighted DAC
  • EMI reduction
  • Newton-Raphson modulation profile
  • frequency modulation
  • frequency-locked loop (FLL)
  • frequency-to-voltage converter (FVC)
  • nonlinear profile
  • spread-spectrum clock generator (SSCG)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile'. Together they form a unique fingerprint.

Cite this