A 6MHz CMOS reference clock generator with temperature and supply voltage compensation

Hyeonseok Hwang, Chan Hui Jeong, Chankeun Kwon, Hoonki Kim, Youngmok Jeong, Bumsoo Lee, Soo Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A 6MHz CMOS reference clock generator is presented in 0.18um CMOS process. The proposed structure adopts a current starved type ring oscillator with low drop out (LDO), and temperature compensated current bias. This structure minimized the effects of supply and temperature to frequency error. The reference clock generator achieves frequency variation of less than ±0.26% against supply variation of 3V ∼ 5V and ±0.22% against temperature variation of -20°C ∼ 100°C.

Original languageEnglish
Title of host publicationICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
DOIs
Publication statusPublished - 2012
Event2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012 - Xi'an, China
Duration: 2012 Oct 292012 Nov 1

Publication series

NameICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

Other

Other2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012
Country/TerritoryChina
CityXi'an
Period12/10/2912/11/1

ASJC Scopus subject areas

  • Human-Computer Interaction
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 6MHz CMOS reference clock generator with temperature and supply voltage compensation'. Together they form a unique fingerprint.

Cite this