A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface

Hyun Woo Lee, Yong Hoon Kim, Won Joo Yun, Eun Young Park, Kang Youl Lee, Jaeil Kim, Kwang Hyun Kim, Jong Ho Jung, Kyung Whan Kim, Nam Gyu Rye, Kwan Weon Kim, Jun Hyun Chun, Chulwoo Kim, Young Jung Choi, Byong Tae Chung, Joong Sik Kih

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface'. Together they form a unique fingerprint.

Engineering & Materials Science