A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP

Seehwan Yoo; Yoon Seok Shim; Seunghac Lee; Sang Ah Lee; Joongheon Kim

doi:10.1145/2818613.2818745

A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP

Seehwan Yoo
, Yoon Seok Shim
, Seunghac Lee
, Sang Ah Lee
, Joongheon Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Citations (Scopus)

Abstract

Recently, single-ISA heterogemeous multi-core processors (SI- HMP) draw attention, pursuing optimal power-performance scaling. Leveraging differently optimized heterogeneous cores, SI-HMP can dynamically tune performance with minimal additional power consumption, or it can find maximum per- formance core combination with respect to a given power budget. However, the little-to-big, or big-to-little core switch- ing has hidden costs. To properly scale up/down the power- performance, we should carefully analyze the actual perfor- mance gain, considering the multi-core processing model and inter-cluster communication. This paper reveals that there are some good and bad cases for core switching, and presents a possible way to achieve good power-performance scaling through big-little switching.

Original language	English
Title of host publication	2015 Workshop on Power-Aware Computing and Systems, HotPower 2015
Publisher	Association for Computing Machinery, Inc
Pages	1-5
Number of pages	5
ISBN (Electronic)	9781450339469
DOIs	https://doi.org/10.1145/2818613.2818745
Publication status	Published - 2015 Oct 4
Externally published	Yes
Event	2015 Workshop on Power-Aware Computing and Systems, HotPower 2015 - Monterey, United States Duration: 2015 Oct 4 → …

Publication series

Name	2015 Workshop on Power-Aware Computing and Systems, HotPower 2015

Conference

Conference	2015 Workshop on Power-Aware Computing and Systems, HotPower 2015
Country/Territory	United States
City	Monterey
Period	15/10/4 → …

Bibliographical note

Publisher Copyright:
© 2015 ACM.

Keywords

Power- per- formance
Single-ISA heterogeneous multi-core architecture

ASJC Scopus subject areas

Software

Access to Document

10.1145/2818613.2818745

Cite this

Yoo, S., Shim, Y. S., Lee, S., Lee, S. A., & Kim, J. (2015). A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP. In 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015 (pp. 1-5). (2015 Workshop on Power-Aware Computing and Systems, HotPower 2015). Association for Computing Machinery, Inc. https://doi.org/10.1145/2818613.2818745

A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP. / Yoo, Seehwan; Shim, Yoon Seok; Lee, Seunghac et al.
2015 Workshop on Power-Aware Computing and Systems, HotPower 2015. Association for Computing Machinery, Inc, 2015. p. 1-5 (2015 Workshop on Power-Aware Computing and Systems, HotPower 2015).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Yoo, S, Shim, YS, Lee, S, Lee, SA & Kim, J 2015, A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP. in 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015. 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015, Association for Computing Machinery, Inc, pp. 1-5, 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015, Monterey, United States, 15/10/4. https://doi.org/10.1145/2818613.2818745

@inproceedings{a75d70b9471945abbb7aaf1b7388d010,

title = "A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP",

abstract = "Recently, single-ISA heterogemeous multi-core processors (SI- HMP) draw attention, pursuing optimal power-performance scaling. Leveraging differently optimized heterogeneous cores, SI-HMP can dynamically tune performance with minimal additional power consumption, or it can find maximum per- formance core combination with respect to a given power budget. However, the little-to-big, or big-to-little core switch- ing has hidden costs. To properly scale up/down the power- performance, we should carefully analyze the actual perfor- mance gain, considering the multi-core processing model and inter-cluster communication. This paper reveals that there are some good and bad cases for core switching, and presents a possible way to achieve good power-performance scaling through big-little switching.",

keywords = "Power- per- formance, Single-ISA heterogeneous multi-core architecture",

author = "Seehwan Yoo and Shim, \{Yoon Seok\} and Seunghac Lee and Lee, \{Sang Ah\} and Joongheon Kim",

note = "Publisher Copyright: {\textcopyright} 2015 ACM.; 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015 ; Conference date: 04-10-2015",

year = "2015",

month = oct,

day = "4",

doi = "10.1145/2818613.2818745",

language = "English",

series = "2015 Workshop on Power-Aware Computing and Systems, HotPower 2015",

publisher = "Association for Computing Machinery, Inc",

pages = "1--5",

booktitle = "2015 Workshop on Power-Aware Computing and Systems, HotPower 2015",

}

TY - GEN

T1 - A case for bad big.LITTLE switching

T2 - 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015

AU - Yoo, Seehwan

AU - Shim, Yoon Seok

AU - Lee, Seunghac

AU - Lee, Sang Ah

AU - Kim, Joongheon

PY - 2015/10/4

Y1 - 2015/10/4

N2 - Recently, single-ISA heterogemeous multi-core processors (SI- HMP) draw attention, pursuing optimal power-performance scaling. Leveraging differently optimized heterogeneous cores, SI-HMP can dynamically tune performance with minimal additional power consumption, or it can find maximum per- formance core combination with respect to a given power budget. However, the little-to-big, or big-to-little core switch- ing has hidden costs. To properly scale up/down the power- performance, we should carefully analyze the actual perfor- mance gain, considering the multi-core processing model and inter-cluster communication. This paper reveals that there are some good and bad cases for core switching, and presents a possible way to achieve good power-performance scaling through big-little switching.

AB - Recently, single-ISA heterogemeous multi-core processors (SI- HMP) draw attention, pursuing optimal power-performance scaling. Leveraging differently optimized heterogeneous cores, SI-HMP can dynamically tune performance with minimal additional power consumption, or it can find maximum per- formance core combination with respect to a given power budget. However, the little-to-big, or big-to-little core switch- ing has hidden costs. To properly scale up/down the power- performance, we should carefully analyze the actual perfor- mance gain, considering the multi-core processing model and inter-cluster communication. This paper reveals that there are some good and bad cases for core switching, and presents a possible way to achieve good power-performance scaling through big-little switching.

KW - Power- per- formance

KW - Single-ISA heterogeneous multi-core architecture

UR - https://www.scopus.com/pages/publications/84960428452

U2 - 10.1145/2818613.2818745

DO - 10.1145/2818613.2818745

M3 - Conference contribution

AN - SCOPUS:84960428452

T3 - 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015

SP - 1

EP - 5

BT - 2015 Workshop on Power-Aware Computing and Systems, HotPower 2015

PB - Association for Computing Machinery, Inc

Y2 - 4 October 2015

ER -

A case for bad big.LITTLE switching: How to scale power-performance in SI-HMP

Abstract

Publication series

Conference

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this