A charge-recycling assist technique for reliable and low power SRAM Design

Woong Choi, Jongsun Park

Research output: Contribution to journalArticlepeer-review

17 Citations (Scopus)


This paper presents a novel charge-recycling SRAM assist circuit to reduce the dynamic power consumption of SRAM assist technique. By collaboratively combining the read and write assist schemes, the wasted charge in conventional read assist circuit can be efficiently recycled in write assist technique. In order to compare the dynamic power consumption at ISO minimum operating voltage (MIN) condition, the most probable failure point (MPFP) simulations are performed using 14 nm FinFET technology model. Compared to the conventional assist schemes, thanks to the charge-recycling, 41% power saving, and 2.3% area reduction can be achieved by using the proposed SRAM assist circuit.

Original languageEnglish
Article number7524740
Pages (from-to)1164-1175
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Issue number8
Publication statusPublished - 2016 Aug


  • Assist
  • SRAM
  • capacitive coupling
  • charge-recycling
  • read stability
  • variation
  • write ability

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A charge-recycling assist technique for reliable and low power SRAM Design'. Together they form a unique fingerprint.

Cite this