A charge-recycling assist technique for reliable and low power SRAM Design

Woong Choi; Jongsun Park

doi:10.1109/TCSI.2016.2589118

A charge-recycling assist technique for reliable and low power SRAM Design

Woong Choi, Jongsun Park

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

17 Citations (Scopus)

Abstract

This paper presents a novel charge-recycling SRAM assist circuit to reduce the dynamic power consumption of SRAM assist technique. By collaboratively combining the read and write assist schemes, the wasted charge in conventional read assist circuit can be efficiently recycled in write assist technique. In order to compare the dynamic power consumption at ISO minimum operating voltage (MIN) condition, the most probable failure point (MPFP) simulations are performed using 14 nm FinFET technology model. Compared to the conventional assist schemes, thanks to the charge-recycling, 41% power saving, and 2.3% area reduction can be achieved by using the proposed SRAM assist circuit.

Original language	English
Article number	7524740
Pages (from-to)	1164-1175
Number of pages	12
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	63
Issue number	8
DOIs	https://doi.org/10.1109/TCSI.2016.2589118
Publication status	Published - 2016 Aug

Keywords

Assist
SRAM
capacitive coupling
charge-recycling
read stability
variation
write ability

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/TCSI.2016.2589118

Cite this

@article{cd04b14505e04c518862062f99618bb1,

title = "A charge-recycling assist technique for reliable and low power SRAM Design",

abstract = "This paper presents a novel charge-recycling SRAM assist circuit to reduce the dynamic power consumption of SRAM assist technique. By collaboratively combining the read and write assist schemes, the wasted charge in conventional read assist circuit can be efficiently recycled in write assist technique. In order to compare the dynamic power consumption at ISO minimum operating voltage (MIN) condition, the most probable failure point (MPFP) simulations are performed using 14 nm FinFET technology model. Compared to the conventional assist schemes, thanks to the charge-recycling, 41% power saving, and 2.3% area reduction can be achieved by using the proposed SRAM assist circuit.",

keywords = "Assist, SRAM, capacitive coupling, charge-recycling, read stability, variation, write ability",

author = "Woong Choi and Jongsun Park",

note = "Funding Information: This work was supported by the Information Technology Research and Development Program of Korea Evaluation Institute of Industrial Technology (KEIT) [10052716, Design technology development of ultralow voltage operating circuit and IP for smart sensor SoC]. This work was also supported by National Research Foundation of Korea (#2015M3D1A1070465). Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2016",

month = aug,

doi = "10.1109/TCSI.2016.2589118",

language = "English",

volume = "63",

pages = "1164--1175",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "8",

}

TY - JOUR

T1 - A charge-recycling assist technique for reliable and low power SRAM Design

AU - Choi, Woong

AU - Park, Jongsun

N1 - Funding Information: This work was supported by the Information Technology Research and Development Program of Korea Evaluation Institute of Industrial Technology (KEIT) [10052716, Design technology development of ultralow voltage operating circuit and IP for smart sensor SoC]. This work was also supported by National Research Foundation of Korea (#2015M3D1A1070465). Publisher Copyright: © 2004-2012 IEEE.

PY - 2016/8

Y1 - 2016/8

N2 - This paper presents a novel charge-recycling SRAM assist circuit to reduce the dynamic power consumption of SRAM assist technique. By collaboratively combining the read and write assist schemes, the wasted charge in conventional read assist circuit can be efficiently recycled in write assist technique. In order to compare the dynamic power consumption at ISO minimum operating voltage (MIN) condition, the most probable failure point (MPFP) simulations are performed using 14 nm FinFET technology model. Compared to the conventional assist schemes, thanks to the charge-recycling, 41% power saving, and 2.3% area reduction can be achieved by using the proposed SRAM assist circuit.

AB - This paper presents a novel charge-recycling SRAM assist circuit to reduce the dynamic power consumption of SRAM assist technique. By collaboratively combining the read and write assist schemes, the wasted charge in conventional read assist circuit can be efficiently recycled in write assist technique. In order to compare the dynamic power consumption at ISO minimum operating voltage (MIN) condition, the most probable failure point (MPFP) simulations are performed using 14 nm FinFET technology model. Compared to the conventional assist schemes, thanks to the charge-recycling, 41% power saving, and 2.3% area reduction can be achieved by using the proposed SRAM assist circuit.

KW - Assist

KW - SRAM

KW - capacitive coupling

KW - charge-recycling

KW - read stability

KW - variation

KW - write ability

UR - http://www.scopus.com/inward/record.url?scp=84979900433&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2016.2589118

DO - 10.1109/TCSI.2016.2589118

M3 - Article

AN - SCOPUS:84979900433

SN - 1549-8328

VL - 63

SP - 1164

EP - 1175

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 8

M1 - 7524740

ER -

A charge-recycling assist technique for reliable and low power SRAM Design

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this