A Charge-Sharing based 8T SRAM In-Memory Computing for Edge DNN Acceleration

Kyeongho Lee, Sungsoo Cheon, Joongho Jo, Woong Choi, Jongsun Park

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)


This paper presents a charge-sharing based customized 8T SRAM in-memory computing (IMC) architecture. In the proposed IMC approach, the multiply-accumulate (MAC) operation of multi-bit activations and weights is supported using the charge sharing between bit-line (BL) parasitic capacitances. The area-efficient customized 8T SRAM macro can achieve robust and voltage-scalable MAC operations due to the charge-domain computation. We also propose a split capacitor structure-based 5/6-bit reconfigurable successive approximation register analog-to-digital converter (SAR-ADC) to reduce the hardware cost of an analog readout circuit while supporting higher precision MAC operations. The proposed reconfigurable SAR-ADC has been exploited to implement layer-by-layer mixed bit-precisions in convolution layer for increasing energy efficiency with negligible accuracy loss. The 256×64 8T SRAM IMC macro has been implemented using 28nm CMOS process technology. The proposed SRAM macro achieves 11. 20-TOPS/W with a maximum clock frequency of 125MHz at 1. 0V. It also supports supply voltage scaling from 0.5V to 1.1V with the energy efficiency ranging from 8.3-TOPS/W to 35.4-TOPS/W within 1 % accuracy loss.

Original languageEnglish
Title of host publication2021 58th ACM/IEEE Design Automation Conference, DAC 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Number of pages6
ISBN (Electronic)9781665432740
Publication statusPublished - 2021 Dec 5
Event58th ACM/IEEE Design Automation Conference, DAC 2021 - San Francisco, United States
Duration: 2021 Dec 52021 Dec 9

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X


Conference58th ACM/IEEE Design Automation Conference, DAC 2021
Country/TerritoryUnited States
CitySan Francisco

Bibliographical note

Publisher Copyright:
© 2021 IEEE.


  • In-memory computing (IMC)
  • bit reconfigurable SAR-ADC
  • charge domain compute
  • compute-in-memory (CIM)

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modelling and Simulation


Dive into the research topics of 'A Charge-Sharing based 8T SRAM In-Memory Computing for Edge DNN Acceleration'. Together they form a unique fingerprint.

Cite this