A CMOS DLL-based 120MHz to 1.8GHz clock generator for dynamic frequency scaling

^*Corresponding author for this work

Research output: Contribution to journal › Conference article › peer-review

Original language	English
Pages (from-to)	516-517+614
Journal	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume	48
Publication status	Published - 2005
Event	2005 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States Duration: 2005 Feb 6 → 2005 Feb 10

ASJC Scopus subject areas

@article{5b95ac36bf244daebe2b2a6a0995d09f,

title = "A CMOS DLL-based 120MHz to 1.8GHz clock generator for dynamic frequency scaling",

author = "Kim, \{Jin Han\} and Kwak, \{Young Ho\} and Yoon, \{Seok Ryung\} and Kim, \{Moo Young\} and Kim, \{Soo Won\} and Chulwoo Kim",

year = "2005",

language = "English",

volume = "48",

pages = "516--517+614",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2005 IEEE International Solid-State Circuits Conference, ISSCC ; Conference date: 06-02-2005 Through 10-02-2005",

}

TY - JOUR

T1 - A CMOS DLL-based 120MHz to 1.8GHz clock generator for dynamic frequency scaling

AU - Kim, Jin Han

AU - Kwak, Young Ho

AU - Yoon, Seok Ryung

AU - Kim, Moo Young

AU - Kim, Soo Won

AU - Kim, Chulwoo

PY - 2005

Y1 - 2005

UR - https://www.scopus.com/pages/publications/28144451016

M3 - Conference article

AN - SCOPUS:28144451016

SN - 0193-6530

VL - 48

SP - 516-517+614

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

T2 - 2005 IEEE International Solid-State Circuits Conference, ISSCC

Y2 - 6 February 2005 through 10 February 2005

ER -