A compact and high performance switch for circuit-switched network-on-chip

Phi Hung Pham; Yogendera Kumar; Chulwoo Kim

doi:10.1109/SOCC.2006.283842

A compact and high performance switch for circuit-switched network-on-chip

Phi Hung Pham, Yogendera Kumar, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

Original language	English
Title of host publication	2006 IEEE International Systems-on-Chip Conference, SOC
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	53-56
Number of pages	4
ISBN (Print)	0780397819, 9780780397811
DOIs	https://doi.org/10.1109/SOCC.2006.283842
Publication status	Published - 2006
Event	2006 IEEE International Systems-on-Chip Conference, SOC - Austin, TX, United States Duration: 2006 Sept 24 → 2006 Sept 27

Publication series

Name	2006 IEEE International Systems-on-Chip Conference, SOC

Other

Other	2006 IEEE International Systems-on-Chip Conference, SOC
Country/Territory	United States
City	Austin, TX
Period	06/9/24 → 06/9/27

ASJC Scopus subject areas

Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/SOCC.2006.283842

Cite this

A compact and high performance switch for circuit-switched network-on-chip. / Pham, Phi Hung; Kumar, Yogendera; Kim, Chulwoo.
2006 IEEE International Systems-on-Chip Conference, SOC. Institute of Electrical and Electronics Engineers Inc., 2006. p. 53-56 4063011 (2006 IEEE International Systems-on-Chip Conference, SOC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Pham, PH, Kumar, Y & Kim, C 2006, A compact and high performance switch for circuit-switched network-on-chip. in 2006 IEEE International Systems-on-Chip Conference, SOC., 4063011, 2006 IEEE International Systems-on-Chip Conference, SOC, Institute of Electrical and Electronics Engineers Inc., pp. 53-56, 2006 IEEE International Systems-on-Chip Conference, SOC, Austin, TX, United States, 06/9/24. https://doi.org/10.1109/SOCC.2006.283842

@inproceedings{f4db9c5892ff43a0a36987588a53198d,

title = "A compact and high performance switch for circuit-switched network-on-chip",

abstract = "Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.",

author = "Pham, {Phi Hung} and Yogendera Kumar and Chulwoo Kim",

year = "2006",

doi = "10.1109/SOCC.2006.283842",

language = "English",

isbn = "0780397819",

series = "2006 IEEE International Systems-on-Chip Conference, SOC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "53--56",

booktitle = "2006 IEEE International Systems-on-Chip Conference, SOC",

note = "2006 IEEE International Systems-on-Chip Conference, SOC ; Conference date: 24-09-2006 Through 27-09-2006",

}

TY - GEN

T1 - A compact and high performance switch for circuit-switched network-on-chip

AU - Pham, Phi Hung

AU - Kumar, Yogendera

AU - Kim, Chulwoo

PY - 2006

Y1 - 2006

N2 - Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

AB - Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

UR - http://www.scopus.com/inward/record.url?scp=43749099197&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43749099197&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2006.283842

DO - 10.1109/SOCC.2006.283842

M3 - Conference contribution

AN - SCOPUS:43749099197

SN - 0780397819

SN - 9780780397811

T3 - 2006 IEEE International Systems-on-Chip Conference, SOC

SP - 53

EP - 56

BT - 2006 IEEE International Systems-on-Chip Conference, SOC

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2006 IEEE International Systems-on-Chip Conference, SOC

Y2 - 24 September 2006 through 27 September 2006

ER -

A compact and high performance switch for circuit-switched network-on-chip

Abstract

Publication series

Other

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this