A digital LDO regulator with a self-clocking burst logic for ultralow power applications

Seong Jin Yun, Jiseong Lee, Yun Chan Im, Yong Sin Kim

Research output: Contribution to journalArticlepeer-review

9 Citations (Scopus)


Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 μA and 0.097 ps, respectively, with an active area of 0.0035 mm2, excluding a 0.1-nF integrated output capacitor.

Original languageEnglish
Article number8746678
Pages (from-to)2237-2245
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number10
Publication statusPublished - 2019 Oct

Bibliographical note

Funding Information:
Manuscript received January 25, 2019; revised April 25, 2019; accepted May 21, 2019. Date of publication June 26, 2019; date of current version September 25, 2019. This work was supported in part by the Ministry of Trade, Industry & Energy (MOTIE), South Korea, through the Technology Innovation Program (Development of Multi-Source Cohesive Energy Harvesting and Ultralow-Power Consumption Self-Powered Iot Device Platform) under Grant 10073185 and in part by the Korea Electric Power Corporation (KEPCO), South Korea, through the Open Research and Development Program under Grant KEPCO-2017-11. (Corresponding author: Yong Sin Kim.) The authors are with the School of Electrical Engineering, Korea University, Seoul 02841, South Korea (e-mail: flamental@korea.ac.kr; ljsz3536@korea.ac.kr; jkp0333@korea.ac.kr; shonkim@korea.ac.kr).

Publisher Copyright:
© 1993-2012 IEEE.


  • Burst mode
  • digital low-dropout (DLDO) regulator
  • low quiescent current
  • self-generated temporal clock

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A digital LDO regulator with a self-clocking burst logic for ultralow power applications'. Together they form a unique fingerprint.

Cite this