A digital LDO regulator with a self-clocking burst logic for ultralow power applications

Seong Jin Yun; Jiseong Lee; Yun Chan Im; Yong Sin Kim

doi:10.1109/TVLSI.2019.2920910

A digital LDO regulator with a self-clocking burst logic for ultralow power applications

Seong Jin Yun, Jiseong Lee, Yun Chan Im, Yong Sin Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

7 Citations (Scopus)

Abstract

Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 μA and 0.097 ps, respectively, with an active area of 0.0035 mm², excluding a 0.1-nF integrated output capacitor.

Original language	English
Article number	8746678
Pages (from-to)	2237-2245
Number of pages	9
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	27
Issue number	10
DOIs	https://doi.org/10.1109/TVLSI.2019.2920910
Publication status	Published - 2019 Oct

Bibliographical note

Funding Information:
Manuscript received January 25, 2019; revised April 25, 2019; accepted May 21, 2019. Date of publication June 26, 2019; date of current version September 25, 2019. This work was supported in part by the Ministry of Trade, Industry & Energy (MOTIE), South Korea, through the Technology Innovation Program (Development of Multi-Source Cohesive Energy Harvesting and Ultralow-Power Consumption Self-Powered Iot Device Platform) under Grant 10073185 and in part by the Korea Electric Power Corporation (KEPCO), South Korea, through the Open Research and Development Program under Grant KEPCO-2017-11. (Corresponding author: Yong Sin Kim.) The authors are with the School of Electrical Engineering, Korea University, Seoul 02841, South Korea (e-mail: flamental@korea.ac.kr; ljsz3536@korea.ac.kr; jkp0333@korea.ac.kr; shonkim@korea.ac.kr).

Publisher Copyright:
© 1993-2012 IEEE.

Keywords

Burst mode
digital low-dropout (DLDO) regulator
low quiescent current
self-generated temporal clock

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/TVLSI.2019.2920910

Cite this

@article{b42f7c0512d84eb38631c40159b2da4d,

title = "A digital LDO regulator with a self-clocking burst logic for ultralow power applications",

abstract = "Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 μA and 0.097 ps, respectively, with an active area of 0.0035 mm2, excluding a 0.1-nF integrated output capacitor.",

keywords = "Burst mode, digital low-dropout (DLDO) regulator, low quiescent current, self-generated temporal clock",

author = "Yun, {Seong Jin} and Jiseong Lee and Im, {Yun Chan} and Kim, {Yong Sin}",

note = "Funding Information: Manuscript received January 25, 2019; revised April 25, 2019; accepted May 21, 2019. Date of publication June 26, 2019; date of current version September 25, 2019. This work was supported in part by the Ministry of Trade, Industry & Energy (MOTIE), South Korea, through the Technology Innovation Program (Development of Multi-Source Cohesive Energy Harvesting and Ultralow-Power Consumption Self-Powered Iot Device Platform) under Grant 10073185 and in part by the Korea Electric Power Corporation (KEPCO), South Korea, through the Open Research and Development Program under Grant KEPCO-2017-11. (Corresponding author: Yong Sin Kim.) The authors are with the School of Electrical Engineering, Korea University, Seoul 02841, South Korea (e-mail: flamental@korea.ac.kr; ljsz3536@korea.ac.kr; jkp0333@korea.ac.kr; shonkim@korea.ac.kr). Publisher Copyright: {\textcopyright} 1993-2012 IEEE.",

year = "2019",

month = oct,

doi = "10.1109/TVLSI.2019.2920910",

language = "English",

volume = "27",

pages = "2237--2245",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - A digital LDO regulator with a self-clocking burst logic for ultralow power applications

AU - Yun, Seong Jin

AU - Lee, Jiseong

AU - Im, Yun Chan

AU - Kim, Yong Sin

N1 - Funding Information: Manuscript received January 25, 2019; revised April 25, 2019; accepted May 21, 2019. Date of publication June 26, 2019; date of current version September 25, 2019. This work was supported in part by the Ministry of Trade, Industry & Energy (MOTIE), South Korea, through the Technology Innovation Program (Development of Multi-Source Cohesive Energy Harvesting and Ultralow-Power Consumption Self-Powered Iot Device Platform) under Grant 10073185 and in part by the Korea Electric Power Corporation (KEPCO), South Korea, through the Open Research and Development Program under Grant KEPCO-2017-11. (Corresponding author: Yong Sin Kim.) The authors are with the School of Electrical Engineering, Korea University, Seoul 02841, South Korea (e-mail: flamental@korea.ac.kr; ljsz3536@korea.ac.kr; jkp0333@korea.ac.kr; shonkim@korea.ac.kr). Publisher Copyright: © 1993-2012 IEEE.

PY - 2019/10

Y1 - 2019/10

N2 - Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 μA and 0.097 ps, respectively, with an active area of 0.0035 mm2, excluding a 0.1-nF integrated output capacitor.

AB - Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 μA and 0.097 ps, respectively, with an active area of 0.0035 mm2, excluding a 0.1-nF integrated output capacitor.

KW - Burst mode

KW - digital low-dropout (DLDO) regulator

KW - low quiescent current

KW - self-generated temporal clock

UR - http://www.scopus.com/inward/record.url?scp=85077690807&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2019.2920910

DO - 10.1109/TVLSI.2019.2920910

M3 - Article

AN - SCOPUS:85077690807

SN - 1063-8210

VL - 27

SP - 2237

EP - 2245

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 10

M1 - 8746678

ER -

A digital LDO regulator with a self-clocking burst logic for ultralow power applications

Abstract

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this