A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder

Seungyong An; Hoyoung Tang; Jongsun Park

doi:10.1109/ISOCC.2015.7401757

A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder

Seungyong An, Hoyoung Tang, Jongsun Park

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

6 Citations (Scopus)

Abstract

This paper presents a shared Key Equation Solver (KES) architecture based on inversion-less Peterson algorithm for Concatenated Bose-Chaudhuri-Hocquenghem (CBCH) decoder. In the conventional CBCH decoding approaches, the KES module has been implemented based on advanced Simplified inversion-less Berlekamp-Massey (SiBM) to reduce circuit area. However, the long latency of the advanced SiBM has been a main bottleneck for implementing high-speed KES. In the proposed approach, inversion-less Peterson algorithm with resource sharing approach has been applied to the KES of CBCH to reduce the area and latency. The experimental results show that, in case of CBCH (8720, 8192, 24) codes, the total area of KES modules is reduced by 30% compared to the KES module of the conventional CBCH design with 3X faster decoding speed.

Original language	English
Title of host publication	ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	281-282
Number of pages	2
ISBN (Print)	9781467393089
DOIs	https://doi.org/10.1109/ISOCC.2015.7401757
Publication status	Published - 2016 Feb 8
Event	12th International SoC Design Conference, ISOCC 2015 - Gyeongju, Korea, Republic of Duration: 2015 Nov 2 → 2015 Nov 5

Other

Other	12th International SoC Design Conference, ISOCC 2015
Country/Territory	Korea, Republic of
City	Gyeongju
Period	15/11/2 → 15/11/5

Keywords

Concatenated BCH
Inversion-less Peterson
Key Equation Solver

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering
Electronic, Optical and Magnetic Materials

Access to Document

10.1109/ISOCC.2015.7401757

Cite this

A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder. / An, Seungyong; Tang, Hoyoung; Park, Jongsun.
ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc., 2016. p. 281-282 7401757.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

An, S, Tang, H & Park, J 2016, A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder. in ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)., 7401757, Institute of Electrical and Electronics Engineers Inc., pp. 281-282, 12th International SoC Design Conference, ISOCC 2015, Gyeongju, Korea, Republic of, 15/11/2. https://doi.org/10.1109/ISOCC.2015.7401757

@inproceedings{8f4effc8805f46ada35fc66b05fd8f32,

title = "A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder",

abstract = "This paper presents a shared Key Equation Solver (KES) architecture based on inversion-less Peterson algorithm for Concatenated Bose-Chaudhuri-Hocquenghem (CBCH) decoder. In the conventional CBCH decoding approaches, the KES module has been implemented based on advanced Simplified inversion-less Berlekamp-Massey (SiBM) to reduce circuit area. However, the long latency of the advanced SiBM has been a main bottleneck for implementing high-speed KES. In the proposed approach, inversion-less Peterson algorithm with resource sharing approach has been applied to the KES of CBCH to reduce the area and latency. The experimental results show that, in case of CBCH (8720, 8192, 24) codes, the total area of KES modules is reduced by 30% compared to the KES module of the conventional CBCH design with 3X faster decoding speed.",

keywords = "Concatenated BCH, Inversion-less Peterson, Key Equation Solver",

author = "Seungyong An and Hoyoung Tang and Jongsun Park",

year = "2016",

month = feb,

day = "8",

doi = "10.1109/ISOCC.2015.7401757",

language = "English",

isbn = "9781467393089",

pages = "281--282",

booktitle = "ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "12th International SoC Design Conference, ISOCC 2015 ; Conference date: 02-11-2015 Through 05-11-2015",

}

TY - GEN

T1 - A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder

AU - An, Seungyong

AU - Tang, Hoyoung

AU - Park, Jongsun

PY - 2016/2/8

Y1 - 2016/2/8

N2 - This paper presents a shared Key Equation Solver (KES) architecture based on inversion-less Peterson algorithm for Concatenated Bose-Chaudhuri-Hocquenghem (CBCH) decoder. In the conventional CBCH decoding approaches, the KES module has been implemented based on advanced Simplified inversion-less Berlekamp-Massey (SiBM) to reduce circuit area. However, the long latency of the advanced SiBM has been a main bottleneck for implementing high-speed KES. In the proposed approach, inversion-less Peterson algorithm with resource sharing approach has been applied to the KES of CBCH to reduce the area and latency. The experimental results show that, in case of CBCH (8720, 8192, 24) codes, the total area of KES modules is reduced by 30% compared to the KES module of the conventional CBCH design with 3X faster decoding speed.

AB - This paper presents a shared Key Equation Solver (KES) architecture based on inversion-less Peterson algorithm for Concatenated Bose-Chaudhuri-Hocquenghem (CBCH) decoder. In the conventional CBCH decoding approaches, the KES module has been implemented based on advanced Simplified inversion-less Berlekamp-Massey (SiBM) to reduce circuit area. However, the long latency of the advanced SiBM has been a main bottleneck for implementing high-speed KES. In the proposed approach, inversion-less Peterson algorithm with resource sharing approach has been applied to the KES of CBCH to reduce the area and latency. The experimental results show that, in case of CBCH (8720, 8192, 24) codes, the total area of KES modules is reduced by 30% compared to the KES module of the conventional CBCH design with 3X faster decoding speed.

KW - Concatenated BCH

KW - Inversion-less Peterson

KW - Key Equation Solver

UR - http://www.scopus.com/inward/record.url?scp=84963839169&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963839169&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2015.7401757

DO - 10.1109/ISOCC.2015.7401757

M3 - Conference contribution

AN - SCOPUS:84963839169

SN - 9781467393089

SP - 281

EP - 282

BT - ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 12th International SoC Design Conference, ISOCC 2015

Y2 - 2 November 2015 through 5 November 2015

ER -

A inversion-less peterson algorithm based shared KES architecture for concatenated BCH decoder

Abstract

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this