A low power adaptive equalizer for PRML disk-drive read channels

Hoon Jae Ki, Yun Seob Song, Woo Hyun Paik, Sang Won Lee, Chul Hee Kang, Soo Won Kim

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


This paper presents a new pipeline architecture for low-power and high-speed digital adaptive equalizer. The proposed architecture achieves enhancement in terms of speed and power consumption by sharing the input delay stage with input data multiplication and by scaling down the supply voltage. The adaptive equalizer for PRML disk-drive read channels adopting the proposed pipeline architecture is designed and fabricated with the 0.6 μm CMOS single poly triple metal process technology. The adaptive equalizer employing proposed pipeline architecture occupies 3.2 mm × 2.2 mm, achieves maximum operating frequency of 200 MHz, and dissipates 1.22 mW/MHz at 3.3 V supply voltage. Experimental results show 16% enhancement in speed and 23% less power dissipation.

Original languageEnglish
Pages (from-to)211-220
Number of pages10
JournalAnalog Integrated Circuits and Signal Processing
Issue number3
Publication statusPublished - 2003 Mar


  • Adaptive equalizer
  • FIR
  • Low-power
  • PRML
  • Sign-sign LMS

ASJC Scopus subject areas

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films


Dive into the research topics of 'A low power adaptive equalizer for PRML disk-drive read channels'. Together they form a unique fingerprint.

Cite this