A low-power cache with successive tag comparison algorithm

Tae Chan Kim, Chulwoo Kim, Bong Young Chung, Soo Won Kim

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


In recent years, power consumption has become one of the most critical design concerns in designing VLSI systems. The reduction of power consumption is inevitably required by the emergence of highly efficient and fast systems, which include CPU (central processor unit), MCU (micro controller unit), cache, et cetera. This paper introduces a new low-power cache controller with successive tag comparison algorithm. Using these methods, the power consumption of a cache can be reduced. Simulation results show that the power consumption of a cache using the proposed method is reduced by 42% compared with conventional methods.

Original languageEnglish
Pages (from-to)227-230
Number of pages4
JournalCurrent Applied Physics
Issue number3
Publication statusPublished - 2005 Mar


  • Cache
  • Low power consumption
  • Successive tag algorithm

ASJC Scopus subject areas

  • General Materials Science
  • General Physics and Astronomy


Dive into the research topics of 'A low-power cache with successive tag comparison algorithm'. Together they form a unique fingerprint.

Cite this