TY - JOUR
T1 - A new compact CMOS distributed digital attenuator
AU - Park, Kwangwon
AU - Lee, Seungjong
AU - Jeon, Sanggeun
N1 - Funding Information:
ACKNOWLEDGMENT The authors would like to thank S. Park and H. Lee at Korea University for helpful discussion. The chip fabrication and EDA tool were supported by the IC Design Education Center.
Funding Information:
Manuscript received March 17, 2020; revised June 17, 2020 and July 21, 2020; accepted July 25, 2020. Date of publication September 3, 2020; date of current version November 4, 2020. This work was supported in part by Samsung Electronics and in part by the Ministry of Science and ICT (MSIT), South Korea, through the Information Technology Research Center (ITRC) Support Program supervised by the Institute of Information and Communications Technology Planning and Evaluation (IITP) under Grant IITP-2020-0-01749-001. (Corresponding author: Sanggeun Jeon.) Kwangwon Park was with the School of Electrical Engineering, Korea University, Seoul 02841, South Korea. He is now with the Electronics and Communication Engineering, Republic of Korea Air Force Academy, Chungcheongbuk-do 28187, South Korea.
Publisher Copyright:
© 2020 IEEE.
PY - 2020/11
Y1 - 2020/11
N2 - This article presents a new millimeter-wave (mm-wave) distributed digital attenuator with a compact size and high linearity. To overcome the large area consumption of conventional distributed attenuators, multiple unit attenuation cells are combined at a single node, forming a multistate cell. By distributing the multistate cells along transmission lines (T-lines), the number of T-lines is reduced, leading to a compact chip size at a given attenuation range and step. The linearity is improved by stacking multiple FET varistors in each unit attenuation cell. An analytical analysis confirms that the proposed distributed attenuator topology maintains a low phase error comparable to that of the conventional counterpart. To experimentally verify the proposed topology, two different mm-wave digital attenuators are designed and implemented using a 65-nm CMOS technology. The first attenuator (Att1) uses a regular nFET as varistor of the attenuation cell, whereas the other attenuator (Att2_TW) uses a triple-well nFET to reduce the insertion loss. The maximum attenuation range of both attenuators is 14 dB with a step of 1 dB. The measured insertion losses of Att1 and Att2_TW are 4.8 and 4.1 dB at 35 GHz, respectively. The insertion losses are no more than 6.2 dB over 10-50 GHz and 4.3 dB over 15-43 GHz, respectively. The input 1-dB compression powers are 15 and 14 dBm, respectively, at 35 GHz. The chip sizes, excluding probing pads, are as small as 0.19 and 0.29 mm2.
AB - This article presents a new millimeter-wave (mm-wave) distributed digital attenuator with a compact size and high linearity. To overcome the large area consumption of conventional distributed attenuators, multiple unit attenuation cells are combined at a single node, forming a multistate cell. By distributing the multistate cells along transmission lines (T-lines), the number of T-lines is reduced, leading to a compact chip size at a given attenuation range and step. The linearity is improved by stacking multiple FET varistors in each unit attenuation cell. An analytical analysis confirms that the proposed distributed attenuator topology maintains a low phase error comparable to that of the conventional counterpart. To experimentally verify the proposed topology, two different mm-wave digital attenuators are designed and implemented using a 65-nm CMOS technology. The first attenuator (Att1) uses a regular nFET as varistor of the attenuation cell, whereas the other attenuator (Att2_TW) uses a triple-well nFET to reduce the insertion loss. The maximum attenuation range of both attenuators is 14 dB with a step of 1 dB. The measured insertion losses of Att1 and Att2_TW are 4.8 and 4.1 dB at 35 GHz, respectively. The insertion losses are no more than 6.2 dB over 10-50 GHz and 4.3 dB over 15-43 GHz, respectively. The input 1-dB compression powers are 15 and 14 dBm, respectively, at 35 GHz. The chip sizes, excluding probing pads, are as small as 0.19 and 0.29 mm2.
KW - CMOS varistors
KW - Digital attenuator
KW - Distributed attenuator
KW - Millimeter wave (mm-wave)
KW - Multistate cell
KW - Triple-well nFET
UR - http://www.scopus.com/inward/record.url?scp=85105559994&partnerID=8YFLogxK
U2 - 10.1109/TMTT.2020.3017820
DO - 10.1109/TMTT.2020.3017820
M3 - Article
AN - SCOPUS:85105559994
SN - 0018-9480
VL - 68
SP - 4631
EP - 4640
JO - IEEE Transactions on Microwave Theory and Techniques
JF - IEEE Transactions on Microwave Theory and Techniques
IS - 11
M1 - 9186068
ER -