A new energy × delay-aware flip-flop

Inhwa Jung, Moo Young Kim, Dongsuk Shin, Seon Wook Kim, Chulwoo Kim

Research output: Contribution to journalArticlepeer-review


This paper describes the Differential Pass Transistor Pulsed Latch (DPTPL) which enhances D-Q delay and reduce power consumption using NMOS pass transistors and feedback PMOS transistors. The proposed flip-flop uses the characteristic of stronger drivability of NMOS transistor than that of transmission gate if the sum of total transistor width is the same. Positive feedback PMOS transistors enhance the speed of the latch as well as guarantee the full-swing of internal nodes. Also, the power consumption of proposed pulsed latch is reduced significantly due to the reduced clock load and smaller total transistor width compared to conventional differential flip-flops. DPTPL reduces E × D by 45.5 over ep-SFF. The simulations were performed in a 0.1 μm CMOS technology at 1.2 V supply voltage with 1.25 GHz clock frequency. copyright

Original languageEnglish
Pages (from-to)1552-1557
Number of pages6
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number6
Publication statusPublished - 2006 Jun


  • Flip-flop
  • High-speed
  • Low-power
  • Pulsed-latch

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'A new energy × delay-aware flip-flop'. Together they form a unique fingerprint.

Cite this