A novel method for high-performance phase-locked loop

Youngshin Woo, Young Min Jang, Man Young Sung

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)


In this paper, we propose a phase-locked loop (PLL) with dual PFDs and a modified loop filter in which advantages of both PFDs can be combined and the trade-off between acquisition behavior and locked behavior can be achieved. By operating the appropriate PFD connected to the well-adjusted charge pump and regulating the loop bandwidth to input frequency ratio with an input divider and a modified loop filter, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. The proposed PLL structure is designed using 1.5 μm CMOS technology with 5 V supply voltage.

Original languageEnglish
Pages (from-to)53-63
Number of pages11
JournalJournal of Circuits, Systems and Computers
Issue number1
Publication statusPublished - 2004 Feb


  • Dual PFDs
  • Fast-lock
  • High-frequency
  • Loop bandwidth
  • Loop filter
  • PLL

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A novel method for high-performance phase-locked loop'. Together they form a unique fingerprint.

Cite this