Abstract
In this paper, we present a reconfigurable processor infrastructure to accelerate Java applications, called Jaguar. The Jaguar infrastructure consists of a compiler framework and a runtime environme support. The compiler framework selects a group of Java methods to be translated into hardware for delivering the best performance under limite resources, and translates the selected Java methods into Verilog synthesi able code modules. The runtime environment support includes the Java virtual machine (JVM) running on a host processor to provide Java execu tion environment to the generated Java accelerator through communicati interface units while preserving Java semantics. Our compiler infrastruc ture is a tightly integrated and solid compiler-aided solution for Java reconfigurable computing. There is no limitation in generating synthesizab Verilog modules from any Java application while preserving Java seman tics. In terms of performance, our infrastructure achieves the speedup by 5.4 times on average and by up to 9.4 times in measured benchmarks with respect to JVM-only execution. Furthermore, two optimization scheme such as an instruction folding and a live buffer removal can reduce 24% on average and up to 39% of the resource consumptio.
Original language | English |
---|---|
Pages (from-to) | 2091-2100 |
Number of pages | 10 |
Journal | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences |
Volume | E91-A |
Issue number | 8 |
DOIs | |
Publication status | Published - 2008 Aug |
Keywords
- Compiler framework
- Java
- Reconfigurable processor
- VerilogHD
ASJC Scopus subject areas
- Signal Processing
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering
- Applied Mathematics