A slew-rate controlled output driver with one-cycle tuning time

Young Ho Kwaks; Inhwa Jung; Chulwoo Kim

doi:10.1109/ASPDAC.2008.4484070

A slew-rate controlled output driver with one-cycle tuning time

Young Ho Kwaks, Inhwa Jung, Chulwoo Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A low-power slew-rate controlled output driver with open loop digital scheme, one-cycle lock time is presented. Proposed output driver maintains slew rate in the range of 2.1V/ns to 3.6V/ns in a one cycle after the enable clock is inserted. It is implemented in 0.18um CMOS process, and the control block consumes 13.7mW at 1Gbps.

Original language	English
Title of host publication	2008 Asia and South Pacific Design Automation Conference, ASP-DAC
Pages	99-100
Number of pages	2
DOIs	https://doi.org/10.1109/ASPDAC.2008.4484070
Publication status	Published - 2008
Event	2008 Asia and South Pacific Design Automation Conference, ASP-DAC - Seoul, Korea, Republic of Duration: 2008 Mar 21 → 2008 Mar 24

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2008 Asia and South Pacific Design Automation Conference, ASP-DAC
Country/Territory	Korea, Republic of
City	Seoul
Period	08/3/21 → 08/3/24

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2008.4484070

Cite this

A slew-rate controlled output driver with one-cycle tuning time. / Kwaks, Young Ho; Jung, Inhwa; Kim, Chulwoo.
2008 Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. p. 99-100 4484070 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kwaks, YH, Jung, I & Kim, C 2008, A slew-rate controlled output driver with one-cycle tuning time. in 2008 Asia and South Pacific Design Automation Conference, ASP-DAC., 4484070, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 99-100, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC, Seoul, Korea, Republic of, 08/3/21. https://doi.org/10.1109/ASPDAC.2008.4484070

@inproceedings{bed9d3defeed45038e89b74c9e8f1446,

title = "A slew-rate controlled output driver with one-cycle tuning time",

abstract = "A low-power slew-rate controlled output driver with open loop digital scheme, one-cycle lock time is presented. Proposed output driver maintains slew rate in the range of 2.1V/ns to 3.6V/ns in a one cycle after the enable clock is inserted. It is implemented in 0.18um CMOS process, and the control block consumes 13.7mW at 1Gbps.",

author = "Kwaks, {Young Ho} and Inhwa Jung and Chulwoo Kim",

year = "2008",

doi = "10.1109/ASPDAC.2008.4484070",

language = "English",

isbn = "9781424419227",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "99--100",

booktitle = "2008 Asia and South Pacific Design Automation Conference, ASP-DAC",

note = "2008 Asia and South Pacific Design Automation Conference, ASP-DAC ; Conference date: 21-03-2008 Through 24-03-2008",

}

TY - GEN

T1 - A slew-rate controlled output driver with one-cycle tuning time

AU - Kwaks, Young Ho

AU - Jung, Inhwa

AU - Kim, Chulwoo

PY - 2008

Y1 - 2008

N2 - A low-power slew-rate controlled output driver with open loop digital scheme, one-cycle lock time is presented. Proposed output driver maintains slew rate in the range of 2.1V/ns to 3.6V/ns in a one cycle after the enable clock is inserted. It is implemented in 0.18um CMOS process, and the control block consumes 13.7mW at 1Gbps.

AB - A low-power slew-rate controlled output driver with open loop digital scheme, one-cycle lock time is presented. Proposed output driver maintains slew rate in the range of 2.1V/ns to 3.6V/ns in a one cycle after the enable clock is inserted. It is implemented in 0.18um CMOS process, and the control block consumes 13.7mW at 1Gbps.

UR - http://www.scopus.com/inward/record.url?scp=49549124005&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49549124005&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2008.4484070

DO - 10.1109/ASPDAC.2008.4484070

M3 - Conference contribution

AN - SCOPUS:49549124005

SN - 9781424419227

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 99

EP - 100

BT - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC

T2 - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC

Y2 - 21 March 2008 through 24 March 2008

ER -

A slew-rate controlled output driver with one-cycle tuning time

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this