A software framework for pipelined arithmetic algorithms in field programmable gate arrays

J. B. Kim; E. Won

doi:10.1016/j.nima.2017.11.064

A software framework for pipelined arithmetic algorithms in field programmable gate arrays

J. B. Kim, E. Won

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

Original language	English
Pages (from-to)	83-89
Number of pages	7
Journal	Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
Volume	883
DOIs	https://doi.org/10.1016/j.nima.2017.11.064
Publication status	Published - 2018 Mar 1

Bibliographical note

Funding Information:
We acknowledge support from the National Research Foundation of Korean Grants No. NRF-2017R1A2B3001968 .

Publisher Copyright:
© 2017 Elsevier B.V.

Keywords

C++
Code generation
FPGA
Pipelined arithmetic algorithms
Software framework
VHDL

ASJC Scopus subject areas

Nuclear and High Energy Physics
Instrumentation

Access to Document

10.1016/j.nima.2017.11.064

Cite this

@article{4c29ca5f1d6046158948c81aa063bebf,

title = "A software framework for pipelined arithmetic algorithms in field programmable gate arrays",

abstract = "Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.",

keywords = "C++, Code generation, FPGA, Pipelined arithmetic algorithms, Software framework, VHDL",

author = "Kim, {J. B.} and E. Won",

note = "Funding Information: We acknowledge support from the National Research Foundation of Korean Grants No. NRF-2017R1A2B3001968 . Publisher Copyright: {\textcopyright} 2017 Elsevier B.V.",

year = "2018",

month = mar,

day = "1",

doi = "10.1016/j.nima.2017.11.064",

language = "English",

volume = "883",

pages = "83--89",

journal = "Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment",

issn = "0168-9002",

publisher = "Elsevier B.V.",

}

TY - JOUR

T1 - A software framework for pipelined arithmetic algorithms in field programmable gate arrays

AU - Kim, J. B.

AU - Won, E.

PY - 2018/3/1

Y1 - 2018/3/1

N2 - Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

AB - Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

KW - C++

KW - Code generation

KW - FPGA

KW - Pipelined arithmetic algorithms

KW - Software framework

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=85037548578&partnerID=8YFLogxK

U2 - 10.1016/j.nima.2017.11.064

DO - 10.1016/j.nima.2017.11.064

M3 - Article

AN - SCOPUS:85037548578

SN - 0168-9002

VL - 883

SP - 83

EP - 89

JO - Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

JF - Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

ER -

A software framework for pipelined arithmetic algorithms in field programmable gate arrays

Abstract

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this