Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.
|Number of pages||7|
|Journal||Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment|
|Publication status||Published - 2018 Mar 1|
Bibliographical noteFunding Information:
We acknowledge support from the National Research Foundation of Korean Grants No. NRF-2017R1A2B3001968 .
© 2017 Elsevier B.V.
- Code generation
- Pipelined arithmetic algorithms
- Software framework
ASJC Scopus subject areas
- Nuclear and High Energy Physics