A TDC-based skew compensation technique for high-speed output driver

Debashis Dhar; Inhwa Jung; Chulwoo Kim

doi:10.1109/ISOCC.2012.6406925

A TDC-based skew compensation technique for high-speed output driver

Debashis Dhar, Inhwa Jung, Chulwoo Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A time-to-digital converter (TDC)-based skew compensation technique is proposed to minimize timing skew between main and pre-emphasis signals of high-speed current mode output driver. Skew between signals of main and pre-emphasis branches of output driver increases jitter. The proposed technique measures and compensates the timing skew to reduce the jitter in the output data. With the compensation technique, maximum jitter reduction achieved is as high as 49%. The power overhead for the compensation block is only 7% of the total power consumption. The output driver with the proposed compensation technique is designed using 110 nm CMOS process technology.

Original language	English
Title of host publication	ISOCC 2012 - 2012 International SoC Design Conference
Pages	61-64
Number of pages	4
DOIs	https://doi.org/10.1109/ISOCC.2012.6406925
Publication status	Published - 2012
Event	2012 International SoC Design Conference, ISOCC 2012 - Jeju Island, Korea, Republic of Duration: 2012 Nov 4 → 2012 Nov 7

Publication series

Name	ISOCC 2012 - 2012 International SoC Design Conference

Other

Other	2012 International SoC Design Conference, ISOCC 2012
Country/Territory	Korea, Republic of
City	Jeju Island
Period	12/11/4 → 12/11/7

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ISOCC.2012.6406925

Cite this

Dhar, D, Jung, I & Kim, C 2012, A TDC-based skew compensation technique for high-speed output driver. in ISOCC 2012 - 2012 International SoC Design Conference., 6406925, ISOCC 2012 - 2012 International SoC Design Conference, pp. 61-64, 2012 International SoC Design Conference, ISOCC 2012, Jeju Island, Korea, Republic of, 12/11/4. https://doi.org/10.1109/ISOCC.2012.6406925

@inproceedings{520d90b5b339404b95f2914b9c1ae209,

title = "A TDC-based skew compensation technique for high-speed output driver",

abstract = "A time-to-digital converter (TDC)-based skew compensation technique is proposed to minimize timing skew between main and pre-emphasis signals of high-speed current mode output driver. Skew between signals of main and pre-emphasis branches of output driver increases jitter. The proposed technique measures and compensates the timing skew to reduce the jitter in the output data. With the compensation technique, maximum jitter reduction achieved is as high as 49%. The power overhead for the compensation block is only 7% of the total power consumption. The output driver with the proposed compensation technique is designed using 110 nm CMOS process technology.",

author = "Debashis Dhar and Inhwa Jung and Chulwoo Kim",

year = "2012",

doi = "10.1109/ISOCC.2012.6406925",

language = "English",

isbn = "9781467329880",

series = "ISOCC 2012 - 2012 International SoC Design Conference",

pages = "61--64",

booktitle = "ISOCC 2012 - 2012 International SoC Design Conference",

note = "2012 International SoC Design Conference, ISOCC 2012 ; Conference date: 04-11-2012 Through 07-11-2012",

}

TY - GEN

T1 - A TDC-based skew compensation technique for high-speed output driver

AU - Dhar, Debashis

AU - Jung, Inhwa

AU - Kim, Chulwoo

PY - 2012

Y1 - 2012

N2 - A time-to-digital converter (TDC)-based skew compensation technique is proposed to minimize timing skew between main and pre-emphasis signals of high-speed current mode output driver. Skew between signals of main and pre-emphasis branches of output driver increases jitter. The proposed technique measures and compensates the timing skew to reduce the jitter in the output data. With the compensation technique, maximum jitter reduction achieved is as high as 49%. The power overhead for the compensation block is only 7% of the total power consumption. The output driver with the proposed compensation technique is designed using 110 nm CMOS process technology.

AB - A time-to-digital converter (TDC)-based skew compensation technique is proposed to minimize timing skew between main and pre-emphasis signals of high-speed current mode output driver. Skew between signals of main and pre-emphasis branches of output driver increases jitter. The proposed technique measures and compensates the timing skew to reduce the jitter in the output data. With the compensation technique, maximum jitter reduction achieved is as high as 49%. The power overhead for the compensation block is only 7% of the total power consumption. The output driver with the proposed compensation technique is designed using 110 nm CMOS process technology.

UR - http://www.scopus.com/inward/record.url?scp=84873943206&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84873943206&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2012.6406925

DO - 10.1109/ISOCC.2012.6406925

M3 - Conference contribution

AN - SCOPUS:84873943206

SN - 9781467329880

T3 - ISOCC 2012 - 2012 International SoC Design Conference

SP - 61

EP - 64

BT - ISOCC 2012 - 2012 International SoC Design Conference

T2 - 2012 International SoC Design Conference, ISOCC 2012

Y2 - 4 November 2012 through 7 November 2012

ER -

A TDC-based skew compensation technique for high-speed output driver

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this