A WR1.5 frequency multiplier using CMOS accumulation mode varactor device

S. H. Choi; C. Yi; M. Kim

doi:10.1109/PIERS.2016.7735717

A WR1.5 frequency multiplier using CMOS accumulation mode varactor device

S. H. Choi, C. Yi, M. Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A WR1.5 frequency multiplier circuit using standard CMOS 65nm technology is presented. Careful choice of device and its gate size leads to fair amount of output power compared to other expensive high performance semiconductor process. Accumulation-mode varactor device is chosen for its high non-linearity and gate size of the varactor is enlarged until self-resonance occur at fundamental frequency. Simple doubler circuit is designed using single-balanced topology. Two types of power measurements are performed to verify results. The maximum output power of -21.8dBm is obtained at 59 GHz which is comparable output power considering process cost.

Original language	English
Title of host publication	2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	4666-4669
Number of pages	4
ISBN (Electronic)	9781509060931
DOIs	https://doi.org/10.1109/PIERS.2016.7735717
Publication status	Published - 2016 Nov 3
Event	2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Shanghai, China Duration: 2016 Aug 8 → 2016 Aug 11

Publication series

Name	2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings

Conference

Conference	2016 Progress In Electromagnetics Research Symposium, PIERS 2016
Country/Territory	China
City	Shanghai
Period	16/8/8 → 16/8/11

ASJC Scopus subject areas

Instrumentation
Radiation
Electrical and Electronic Engineering
Atomic and Molecular Physics, and Optics

Access to Document

10.1109/PIERS.2016.7735717

Cite this

Choi, S. H., Yi, C., & Kim, M. (2016). A WR1.5 frequency multiplier using CMOS accumulation mode varactor device. In 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings (pp. 4666-4669). [7735717] (2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PIERS.2016.7735717

A WR1.5 frequency multiplier using CMOS accumulation mode varactor device. / Choi, S. H.; Yi, C.; Kim, M.
2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. p. 4666-4669 7735717 (2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Choi, SH, Yi, C & Kim, M 2016, A WR1.5 frequency multiplier using CMOS accumulation mode varactor device. in 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings., 7735717, 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 4666-4669, 2016 Progress In Electromagnetics Research Symposium, PIERS 2016, Shanghai, China, 16/8/8. https://doi.org/10.1109/PIERS.2016.7735717

Choi SH, Yi C, Kim M. A WR1.5 frequency multiplier using CMOS accumulation mode varactor device. In 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2016. p. 4666-4669. 7735717. (2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings). doi: 10.1109/PIERS.2016.7735717

@inproceedings{bfec67cc0c4d4054899e1a0072a889b3,

title = "A WR1.5 frequency multiplier using CMOS accumulation mode varactor device",

abstract = "A WR1.5 frequency multiplier circuit using standard CMOS 65nm technology is presented. Careful choice of device and its gate size leads to fair amount of output power compared to other expensive high performance semiconductor process. Accumulation-mode varactor device is chosen for its high non-linearity and gate size of the varactor is enlarged until self-resonance occur at fundamental frequency. Simple doubler circuit is designed using single-balanced topology. Two types of power measurements are performed to verify results. The maximum output power of -21.8dBm is obtained at 59 GHz which is comparable output power considering process cost.",

author = "Choi, {S. H.} and C. Yi and M. Kim",

note = "Funding Information: This work is supported by a grant to Terahertz Electronic Device Research Laboratory funded by Defense Acquisition Program Administration, and by Agency for Defense Development (UD150043RD). Publisher Copyright: {\textcopyright} 2016 IEEE.; 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 ; Conference date: 08-08-2016 Through 11-08-2016",

year = "2016",

month = nov,

day = "3",

doi = "10.1109/PIERS.2016.7735717",

language = "English",

series = "2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "4666--4669",

booktitle = "2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings",

}

TY - GEN

T1 - A WR1.5 frequency multiplier using CMOS accumulation mode varactor device

AU - Choi, S. H.

AU - Yi, C.

AU - Kim, M.

N1 - Funding Information: This work is supported by a grant to Terahertz Electronic Device Research Laboratory funded by Defense Acquisition Program Administration, and by Agency for Defense Development (UD150043RD). Publisher Copyright: © 2016 IEEE.

PY - 2016/11/3

Y1 - 2016/11/3

N2 - A WR1.5 frequency multiplier circuit using standard CMOS 65nm technology is presented. Careful choice of device and its gate size leads to fair amount of output power compared to other expensive high performance semiconductor process. Accumulation-mode varactor device is chosen for its high non-linearity and gate size of the varactor is enlarged until self-resonance occur at fundamental frequency. Simple doubler circuit is designed using single-balanced topology. Two types of power measurements are performed to verify results. The maximum output power of -21.8dBm is obtained at 59 GHz which is comparable output power considering process cost.

AB - A WR1.5 frequency multiplier circuit using standard CMOS 65nm technology is presented. Careful choice of device and its gate size leads to fair amount of output power compared to other expensive high performance semiconductor process. Accumulation-mode varactor device is chosen for its high non-linearity and gate size of the varactor is enlarged until self-resonance occur at fundamental frequency. Simple doubler circuit is designed using single-balanced topology. Two types of power measurements are performed to verify results. The maximum output power of -21.8dBm is obtained at 59 GHz which is comparable output power considering process cost.

UR - http://www.scopus.com/inward/record.url?scp=85006821331&partnerID=8YFLogxK

U2 - 10.1109/PIERS.2016.7735717

DO - 10.1109/PIERS.2016.7735717

M3 - Conference contribution

AN - SCOPUS:85006821331

T3 - 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings

SP - 4666

EP - 4669

BT - 2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 Progress In Electromagnetics Research Symposium, PIERS 2016

Y2 - 8 August 2016 through 11 August 2016

ER -

A WR1.5 frequency multiplier using CMOS accumulation mode varactor device

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this