A WR1.5 frequency multiplier using CMOS accumulation mode varactor device

S. H. Choi, C. Yi, M. Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A WR1.5 frequency multiplier circuit using standard CMOS 65nm technology is presented. Careful choice of device and its gate size leads to fair amount of output power compared to other expensive high performance semiconductor process. Accumulation-mode varactor device is chosen for its high non-linearity and gate size of the varactor is enlarged until self-resonance occur at fundamental frequency. Simple doubler circuit is designed using single-balanced topology. Two types of power measurements are performed to verify results. The maximum output power of -21.8dBm is obtained at 59 GHz which is comparable output power considering process cost.

Original languageEnglish
Title of host publication2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages4666-4669
Number of pages4
ISBN (Electronic)9781509060931
DOIs
Publication statusPublished - 2016 Nov 3
Event2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Shanghai, China
Duration: 2016 Aug 82016 Aug 11

Publication series

Name2016 Progress In Electromagnetics Research Symposium, PIERS 2016 - Proceedings

Conference

Conference2016 Progress In Electromagnetics Research Symposium, PIERS 2016
Country/TerritoryChina
CityShanghai
Period16/8/816/8/11

ASJC Scopus subject areas

  • Instrumentation
  • Radiation
  • Electrical and Electronic Engineering
  • Atomic and Molecular Physics, and Optics

Fingerprint

Dive into the research topics of 'A WR1.5 frequency multiplier using CMOS accumulation mode varactor device'. Together they form a unique fingerprint.

Cite this