All-Digital Duty-Cycle Corrector with a Wide Duty Correction Range for DRAM Applications

Chan Hui Jeong; Ammar Abdullah; Young Jae Min; In Chul Hwang; Soo Won Kim

doi:10.1109/TVLSI.2015.2394486

All-Digital Duty-Cycle Corrector with a Wide Duty Correction Range for DRAM Applications

Chan Hui Jeong
, Ammar Abdullah
, Young Jae Min
, In Chul Hwang
, Soo Won Kim

Research output: Contribution to journal › Article › peer-review

34 Citations (Scopus)

Abstract

An all-digital duty-cycle corrector with a wide duty correction range and fast correction time is hereby presented. The proposed corrector uses a 1-bit digital duty-cycle detector with a time-to-digital converter, and it achieves a duty correction range between 10% and 90% with a low pressure, volume, and temperature variation. The test chip was fabricated using a 0.13-μm CMOS process, and it occupies an area of 0.059 mm². The correction cycle is a 14 cycles and the duty-cycle error is below ±1.4%. At an operating frequency of 1 GHz, the power dissipation and peak-to-peak jitter are measured at 5.6 mW and 20.5 ps, respectively.

Original language	English
Article number	7041224
Pages (from-to)	363-367
Number of pages	5
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	24
Issue number	1
DOIs	https://doi.org/10.1109/TVLSI.2015.2394486
Publication status	Published - 2016 Jan

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Keywords

DRAM
Digital comparator
double data rate
duty-cycle corrector (DCC)
successive approximation register (SAR) controller

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/TVLSI.2015.2394486

Cite this

@article{b17772b07a264c2e906694c9e41b6530,

title = "All-Digital Duty-Cycle Corrector with a Wide Duty Correction Range for DRAM Applications",

abstract = "An all-digital duty-cycle corrector with a wide duty correction range and fast correction time is hereby presented. The proposed corrector uses a 1-bit digital duty-cycle detector with a time-to-digital converter, and it achieves a duty correction range between 10\% and 90\% with a low pressure, volume, and temperature variation. The test chip was fabricated using a 0.13-μm CMOS process, and it occupies an area of 0.059 mm2. The correction cycle is a 14 cycles and the duty-cycle error is below ±1.4\%. At an operating frequency of 1 GHz, the power dissipation and peak-to-peak jitter are measured at 5.6 mW and 20.5 ps, respectively.",

keywords = "DRAM, Digital comparator, double data rate, duty-cycle corrector (DCC), successive approximation register (SAR) controller",

author = "Jeong, \{Chan Hui\} and Ammar Abdullah and Min, \{Young Jae\} and Hwang, \{In Chul\} and Kim, \{Soo Won\}",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.",

year = "2016",

month = jan,

doi = "10.1109/TVLSI.2015.2394486",

language = "English",

volume = "24",

pages = "363--367",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - All-Digital Duty-Cycle Corrector with a Wide Duty Correction Range for DRAM Applications

AU - Jeong, Chan Hui

AU - Abdullah, Ammar

AU - Min, Young Jae

AU - Hwang, In Chul

AU - Kim, Soo Won

PY - 2016/1

Y1 - 2016/1

N2 - An all-digital duty-cycle corrector with a wide duty correction range and fast correction time is hereby presented. The proposed corrector uses a 1-bit digital duty-cycle detector with a time-to-digital converter, and it achieves a duty correction range between 10% and 90% with a low pressure, volume, and temperature variation. The test chip was fabricated using a 0.13-μm CMOS process, and it occupies an area of 0.059 mm2. The correction cycle is a 14 cycles and the duty-cycle error is below ±1.4%. At an operating frequency of 1 GHz, the power dissipation and peak-to-peak jitter are measured at 5.6 mW and 20.5 ps, respectively.

AB - An all-digital duty-cycle corrector with a wide duty correction range and fast correction time is hereby presented. The proposed corrector uses a 1-bit digital duty-cycle detector with a time-to-digital converter, and it achieves a duty correction range between 10% and 90% with a low pressure, volume, and temperature variation. The test chip was fabricated using a 0.13-μm CMOS process, and it occupies an area of 0.059 mm2. The correction cycle is a 14 cycles and the duty-cycle error is below ±1.4%. At an operating frequency of 1 GHz, the power dissipation and peak-to-peak jitter are measured at 5.6 mW and 20.5 ps, respectively.

KW - DRAM

KW - Digital comparator

KW - double data rate

KW - duty-cycle corrector (DCC)

KW - successive approximation register (SAR) controller

UR - https://www.scopus.com/pages/publications/84923096335

U2 - 10.1109/TVLSI.2015.2394486

DO - 10.1109/TVLSI.2015.2394486

M3 - Article

AN - SCOPUS:84923096335

SN - 1063-8210

VL - 24

SP - 363

EP - 367

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 1

M1 - 7041224

ER -

All-Digital Duty-Cycle Corrector with a Wide Duty Correction Range for DRAM Applications

Abstract

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this