An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors
- Joonho Kong*
- , Farinaz Koushanfar
- , Sung Woo Chung
*Corresponding author for this work
Research output: Contribution to journal › Article › peer-review
8
Link opens in a new tab
Citations
(Scopus)