An oscillator collapse-based comparator with application in a 74.1dB SNDR, 20KS/s 15b SAR ADC

Minseob Shim, Seokhyeon Jeong, Paul Myers, Suyoung Bang, Chulwoo Kim, Dennis Sylvester, David Blaauw, Wanyeong Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

This paper presents a new energy-efficient ring oscillator collapse-based comparator, which is demonstrated in a 15-bit SAR ADC. The comparator automatically adjusts comparison energy according to its input difference without any control, eliminating unnecessary energy spent on coarse comparisons. The employed SAR ADC supplements a 10-bit differential main CDAC with a 5-bit common-mode CDAC. This offers an additional 5 bits of resolution with common mode to differential gain tuning that improves linearity by reducing the effect of switch parasitic capacitance. A test chip fabricated in 40nm CMOS shows 74.12 dB SNDR and 173.4 dB FOMs. The comparator consumes 104 nW with the full ADC consuming 1.17 μW.

Original languageEnglish
Title of host publication2016 IEEE Symposium on VLSI Circuits, VLSI Circuits 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509006342
DOIs
Publication statusPublished - 2016 Sept 21
Event30th IEEE Symposium on VLSI Circuits, VLSI Circuits 2016 - Honolulu, United States
Duration: 2016 Jun 142016 Jun 17

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Volume2016-September

Other

Other30th IEEE Symposium on VLSI Circuits, VLSI Circuits 2016
Country/TerritoryUnited States
CityHonolulu
Period16/6/1416/6/17

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Fingerprint

Dive into the research topics of 'An oscillator collapse-based comparator with application in a 74.1dB SNDR, 20KS/s 15b SAR ADC'. Together they form a unique fingerprint.

Cite this