Body bias generator for leakage power reduction of low-voltage digital logic circuits

Ji Yong Jeong; Gil Su Kim; Jong Pil Son; Woo Jin Rim; Soo Won Kim

doi:10.1007/11847083_34

Body bias generator for leakage power reduction of low-voltage digital logic circuits

Ji Yong Jeong, Gil Su Kim, Jong Pil Son, Woo Jin Rim, Soo Won Kim

* Honorary professors

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

Original language	English
Title of host publication	Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings
Publisher	Springer Verlag
Pages	350-359
Number of pages	10
ISBN (Print)	3540390944, 9783540390947
DOIs	https://doi.org/10.1007/11847083_34
Publication status	Published - 2006
Event	16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 - Montpellier, France Duration: 2006 Sept 13 → 2006 Sept 15

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	4148 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006
Country/Territory	France
City	Montpellier
Period	06/9/13 → 06/9/15

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Access to Document

10.1007/11847083_34

Cite this

Jeong, J. Y., Kim, G. S., Son, J. P., Rim, W. J., & Kim, S. W. (2006). Body bias generator for leakage power reduction of low-voltage digital logic circuits. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings (pp. 350-359). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS). Springer Verlag. https://doi.org/10.1007/11847083_34

Body bias generator for leakage power reduction of low-voltage digital logic circuits. / Jeong, Ji Yong; Kim, Gil Su; Son, Jong Pil et al.
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings. Springer Verlag, 2006. p. 350-359 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jeong, JY, Kim, GS, Son, JP, Rim, WJ & Kim, SW 2006, Body bias generator for leakage power reduction of low-voltage digital logic circuits. in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4148 LNCS, Springer Verlag, pp. 350-359, 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006, Montpellier, France, 06/9/13. https://doi.org/10.1007/11847083_34

Jeong JY, Kim GS, Son JP, Rim WJ, Kim SW. Body bias generator for leakage power reduction of low-voltage digital logic circuits. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings. Springer Verlag. 2006. p. 350-359. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/11847083_34

Jeong, Ji Yong ; Kim, Gil Su ; Son, Jong Pil et al. / Body bias generator for leakage power reduction of low-voltage digital logic circuits. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings. Springer Verlag, 2006. pp. 350-359 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{04bc9ddf11234c66b98607e4bc499a29,

title = "Body bias generator for leakage power reduction of low-voltage digital logic circuits",

abstract = "This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).",

author = "Jeong, {Ji Yong} and Kim, {Gil Su} and Son, {Jong Pil} and Rim, {Woo Jin} and Kim, {Soo Won}",

year = "2006",

doi = "10.1007/11847083_34",

language = "English",

isbn = "3540390944",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "350--359",

booktitle = "Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings",

note = "16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 ; Conference date: 13-09-2006 Through 15-09-2006",

}

TY - GEN

T1 - Body bias generator for leakage power reduction of low-voltage digital logic circuits

AU - Jeong, Ji Yong

AU - Kim, Gil Su

AU - Son, Jong Pil

AU - Rim, Woo Jin

AU - Kim, Soo Won

PY - 2006

Y1 - 2006

N2 - This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

AB - This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

UR - http://www.scopus.com/inward/record.url?scp=33750041648&partnerID=8YFLogxK

U2 - 10.1007/11847083_34

DO - 10.1007/11847083_34

M3 - Conference contribution

AN - SCOPUS:33750041648

SN - 3540390944

SN - 9783540390947

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 350

EP - 359

BT - Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings

PB - Springer Verlag

T2 - 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006

Y2 - 13 September 2006 through 15 September 2006

ER -

Body bias generator for leakage power reduction of low-voltage digital logic circuits

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this