@inproceedings{04bc9ddf11234c66b98607e4bc499a29,
title = "Body bias generator for leakage power reduction of low-voltage digital logic circuits",
abstract = "This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).",
author = "Jeong, {Ji Yong} and Kim, {Gil Su} and Son, {Jong Pil} and Rim, {Woo Jin} and Kim, {Soo Won}",
year = "2006",
doi = "10.1007/11847083_34",
language = "English",
isbn = "3540390944",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "350--359",
booktitle = "Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings",
note = "16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 ; Conference date: 13-09-2006 Through 15-09-2006",
}