Abstract
While neural network pruning can reduce the amount of data transfers, pruning techniques such as fine-grained pruning cannot be efficiently implemented as indexing overhead is high. In order to design a hardware friendly pruning technique, structured pruning, which removes groups of data together to minimize the indexing overhead, is highly required. In this paper, to reduce the overall number of main memory accesses when implementing convolutional neural network (CNN) accelerators, we propose a hardware friendly L2-norm based structured channel-wise activation pruning using max-pooling. Max-pooling is typically deployed in CNN to decrease the height and width of CNN activation maps. The simulation results of the proposed technique shows that the activation maps of ResNet20 and ResNet56 can be reduced to 48% and 51%, respectively, with less than 1% accuracy degradation on CIFAR-10.
Original language | English |
---|---|
Title of host publication | Proceedings - International SoC Design Conference 2022, ISOCC 2022 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 71-72 |
Number of pages | 2 |
ISBN (Electronic) | 9781665459716 |
DOIs | |
Publication status | Published - 2022 |
Event | 19th International System-on-Chip Design Conference, ISOCC 2022 - Gangneung-si, Korea, Republic of Duration: 2022 Oct 19 → 2022 Oct 22 |
Publication series
Name | Proceedings - International SoC Design Conference 2022, ISOCC 2022 |
---|
Conference
Conference | 19th International System-on-Chip Design Conference, ISOCC 2022 |
---|---|
Country/Territory | Korea, Republic of |
City | Gangneung-si |
Period | 22/10/19 → 22/10/22 |
Bibliographical note
Funding Information:This work was supported by the National Research Foundation of Korea grant funded by the Korea government (NRF-2020R1A2C3014820)
Publisher Copyright:
© 2022 IEEE.
Keywords
- activation compression
- activation pruning
- Convolutional neural network
- L2-norm
- max-pool
ASJC Scopus subject areas
- Artificial Intelligence
- Computer Science Applications
- Hardware and Architecture
- Safety, Risk, Reliability and Quality