Customized SRAM design for low power video code applications

Sangkyu Lee; Hoyoung Tang; Kyungrak Choi; Jongsun Park

doi:10.1109/ISOCC.2016.7799742

Customized SRAM design for low power video code applications

Sangkyu Lee, Hoyoung Tang, Kyungrak Choi, Jongsun Park

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, an embedded SRAM architecture of Video application is proposed to reduce the power consumption. By analyzing the general read and write access patterns, the embedded memory is customized to reduce power consumption while achieving general FIFO operations. Some of the signal activations and the Pseudo-read operations are removed in FIFO. According to the simulation results with 65nm CMOS process, the proposed embedded memory for line buffer achieves 17.62% power savings with 3.72% overhead compared to the conventional embedded SRAM approaches.

Original language	English
Title of host publication	ISOCC 2016 - International SoC Design Conference
Subtitle of host publication	Smart SoC for Intelligent Things
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	79-80
Number of pages	2
ISBN (Electronic)	9781467393089
DOIs	https://doi.org/10.1109/ISOCC.2016.7799742
Publication status	Published - 2016 Dec 27
Event	13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of Duration: 2016 Oct 23 → 2016 Oct 26

Publication series

Name	ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

Other

Other	13th International SoC Design Conference, ISOCC 2016
Country/Territory	Korea, Republic of
City	Jeju
Period	16/10/23 → 16/10/26

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

Keywords

Embedded memory
Line buffer
Low power operation
Multimedia
SRAM

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering
Instrumentation

Access to Document

10.1109/ISOCC.2016.7799742

Cite this

Lee, S., Tang, H., Choi, K., & Park, J. (2016). Customized SRAM design for low power video code applications. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things (pp. 79-80). Article 7799742 (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2016.7799742

Customized SRAM design for low power video code applications. / Lee, Sangkyu; Tang, Hoyoung; Choi, Kyungrak et al.
ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 79-80 7799742 (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Lee, S, Tang, H, Choi, K & Park, J 2016, Customized SRAM design for low power video code applications. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799742, ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things, Institute of Electrical and Electronics Engineers Inc., pp. 79-80, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799742

Lee S, Tang H, Choi K, Park J. Customized SRAM design for low power video code applications. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc. 2016. p. 79-80. 7799742. (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things). doi: 10.1109/ISOCC.2016.7799742

@inproceedings{718c5558bf004222937bf594e323f1f6,

title = "Customized SRAM design for low power video code applications",

abstract = "In this paper, an embedded SRAM architecture of Video application is proposed to reduce the power consumption. By analyzing the general read and write access patterns, the embedded memory is customized to reduce power consumption while achieving general FIFO operations. Some of the signal activations and the Pseudo-read operations are removed in FIFO. According to the simulation results with 65nm CMOS process, the proposed embedded memory for line buffer achieves 17.62% power savings with 3.72% overhead compared to the conventional embedded SRAM approaches.",

keywords = "Embedded memory, Line buffer, Low power operation, Multimedia, SRAM",

author = "Sangkyu Lee and Hoyoung Tang and Kyungrak Choi and Jongsun Park",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 13th International SoC Design Conference, ISOCC 2016 ; Conference date: 23-10-2016 Through 26-10-2016",

year = "2016",

month = dec,

day = "27",

doi = "10.1109/ISOCC.2016.7799742",

language = "English",

series = "ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "79--80",

booktitle = "ISOCC 2016 - International SoC Design Conference",

}

TY - GEN

T1 - Customized SRAM design for low power video code applications

AU - Lee, Sangkyu

AU - Tang, Hoyoung

AU - Choi, Kyungrak

AU - Park, Jongsun

PY - 2016/12/27

Y1 - 2016/12/27

N2 - In this paper, an embedded SRAM architecture of Video application is proposed to reduce the power consumption. By analyzing the general read and write access patterns, the embedded memory is customized to reduce power consumption while achieving general FIFO operations. Some of the signal activations and the Pseudo-read operations are removed in FIFO. According to the simulation results with 65nm CMOS process, the proposed embedded memory for line buffer achieves 17.62% power savings with 3.72% overhead compared to the conventional embedded SRAM approaches.

AB - In this paper, an embedded SRAM architecture of Video application is proposed to reduce the power consumption. By analyzing the general read and write access patterns, the embedded memory is customized to reduce power consumption while achieving general FIFO operations. Some of the signal activations and the Pseudo-read operations are removed in FIFO. According to the simulation results with 65nm CMOS process, the proposed embedded memory for line buffer achieves 17.62% power savings with 3.72% overhead compared to the conventional embedded SRAM approaches.

KW - Embedded memory

KW - Line buffer

KW - Low power operation

KW - Multimedia

KW - SRAM

UR - http://www.scopus.com/inward/record.url?scp=85010423734&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799742

DO - 10.1109/ISOCC.2016.7799742

M3 - Conference contribution

AN - SCOPUS:85010423734

T3 - ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

SP - 79

EP - 80

BT - ISOCC 2016 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 13th International SoC Design Conference, ISOCC 2016

Y2 - 23 October 2016 through 26 October 2016

ER -

Customized SRAM design for low power video code applications

Abstract

Publication series

Other

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this