Design of time delay controller based on variable reference model

Jae Bok Song, Kyeong Seok Byeon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)


Many plants have upper and lower bounds beyond which saturation of control efforts occurs. Since the saturation adversely affects control performance, it should be avoided if possible. In this paper a new approach of avoiding saturation by varying the reference model for TDC(time delay control-based systems subject to the step changes in reference inputs. In this scheme, the variable reference model is determined based on the information on control inputs and the size of the step changes in the reference inputs. This scheme is verified by application to the position control experiments using a brushless DC servo system.

Original languageEnglish
Title of host publicationProceedings of the 1998 American Control Conference, ACC 1998
Number of pages5
Publication statusPublished - 1998
Event1998 American Control Conference, ACC 1998 - Philadelphia, PA, United States
Duration: 1998 Jun 241998 Jun 26

Publication series

NameProceedings of the American Control Conference
ISSN (Print)0743-1619


Other1998 American Control Conference, ACC 1998
Country/TerritoryUnited States
CityPhiladelphia, PA

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Design of time delay controller based on variable reference model'. Together they form a unique fingerprint.

Cite this