Differential pass transistor pulsed latch

Moo Young Kim, Inhwa Jung, Young Ho Kwak, Chulwoo Kim

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


This paper describes the Differential Pass Transistor Pulsed Latch (DPTPL) which enhances D-Q delay and reduces power consumption using NMOS pass transistors and feedback PMOS transistors. The proposed flip-flop uses the characteristic of stronger drivability of NMOS transistor than that of transmission gate if the sum of total transistor width is the same. Positive feedback PMOS transistors enhance the speed of the latch as well as guarantee the full swing of internal nodes. Also, the power consumption of the proposed pulsed latch is reduced significantly due to the reduced clock load and smaller total transistor width compared to conventional differential flip-flops. DPTPL reduces E × D by 45.5% over ep-SFF. The simulations were performed in a 0.13 um CMOS technology at 1.2 V supply voltage with 1.25 GHz clock frequency.

Original languageEnglish
Pages (from-to)371-375
Number of pages5
JournalElectrical Engineering
Issue number5
Publication statusPublished - 2007 May


  • CMOS
  • Flip-flop
  • Low-power
  • Pulsed-latch

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Differential pass transistor pulsed latch'. Together they form a unique fingerprint.

Cite this