TY - JOUR
T1 - Distance-aware L2 cache organizations for scalable multiprocessor systems
AU - Chung, Sung Woo
AU - Kim, Hyong Shik
AU - Jhon, Chu Shik
N1 - Funding Information:
This work was supported by the Korea Research Foundation Grant (KRF-2002-003-D00285).
Copyright:
Copyright 2008 Elsevier B.V., All rights reserved.
PY - 2005/6
Y1 - 2005/6
N2 - In order to provide the scalability to the multiprocessor systems, it is important to keep the remote memory access time in bounds so that it does not impose much additional overhead as the system grows. In this paper, we suggest an LRU/distance-aware combined second-level(L2) cache for scalable CC-NUMA multiprocessors, which is composed of a traditional LRU cache and an additional distance-aware cache that maintains the distance information of individual cache block for replacement purposes. The LRU cache selects a victim using age information as it typically does, while the distance-aware cache does using distance information. Both work together to reduce effectively the overall distance the cache miss goes through by keeping long-distance blocks as well as recently used blocks. It has been observed that the proposed cache outperforms the traditional LRU cache by up to 28% in the execution time. It is also found to perform even better than an LRU cache of twice the size.
AB - In order to provide the scalability to the multiprocessor systems, it is important to keep the remote memory access time in bounds so that it does not impose much additional overhead as the system grows. In this paper, we suggest an LRU/distance-aware combined second-level(L2) cache for scalable CC-NUMA multiprocessors, which is composed of a traditional LRU cache and an additional distance-aware cache that maintains the distance information of individual cache block for replacement purposes. The LRU cache selects a victim using age information as it typically does, while the distance-aware cache does using distance information. Both work together to reduce effectively the overall distance the cache miss goes through by keeping long-distance blocks as well as recently used blocks. It has been observed that the proposed cache outperforms the traditional LRU cache by up to 28% in the execution time. It is also found to perform even better than an LRU cache of twice the size.
KW - CC-NUMA
KW - Cache replacement policy
KW - Distance-awareness
KW - L2 cache organization
KW - Scalable multiprocessor systems
UR - http://www.scopus.com/inward/record.url?scp=19744369921&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=19744369921&partnerID=8YFLogxK
U2 - 10.1016/j.sysarc.2004.07.006
DO - 10.1016/j.sysarc.2004.07.006
M3 - Article
AN - SCOPUS:19744369921
SN - 1383-7621
VL - 51
SP - 368
EP - 381
JO - Journal of Systems Architecture
JF - Journal of Systems Architecture
IS - 6-7
ER -