Abstract
For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.
| Original language | English |
|---|---|
| Title of host publication | 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 |
| Pages | 734-735 |
| Number of pages | 2 |
| DOIs | |
| Publication status | Published - 2008 |
| Event | 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 - Las Vegas, NV, United States Duration: 2008 Jan 10 → 2008 Jan 12 |
Publication series
| Name | 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 |
|---|
Other
| Other | 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 |
|---|---|
| Country/Territory | United States |
| City | Las Vegas, NV |
| Period | 08/1/10 → 08/1/12 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 7 Affordable and Clean Energy
ASJC Scopus subject areas
- Computer Networks and Communications
- Software
Fingerprint
Dive into the research topics of 'Energy-effective instruction fetch unit for embedded processors'. Together they form a unique fingerprint.Cite this
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS