Energy-efficient charge-average switching DAC with floating capacitors for SAR ADC

Ju Eon Kim, Seong Jin Cho, Yong Sin Kim, Seok Lee, Kwang Hyun Baek

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)


An energy-efficient capacitor switching digital-to-analogue converter (DAC) is proposed for successive-approximation register analogueto- digital converters (SAR ADCs). The proposed charge-average switching with floating capacitors (CASFCs) DAC disconnects the most significant bit (MSB) capacitors from the capacitor array after determining the MSB. The switching energy of the proposed CASFC DAC is lower than that of the recently published DAC, because the CAS technique is only employed in the CASFC DAC, while both the traditional and CAS methods are used in the previous DAC depending on inputs. In addition, the energy during the reset period is also minimised because the floated MSB capacitors do not consume the reset energy. The CASFC DAC reduces the switching energy with and without reset by 64.4 and 37.5%, respectively, compared with the aforementioned previous DAC.

Original languageEnglish
Pages (from-to)1131-1132
Number of pages2
JournalElectronics Letters
Issue number16
Publication statusPublished - 2014 Jul 31

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Energy-efficient charge-average switching DAC with floating capacitors for SAR ADC'. Together they form a unique fingerprint.

Cite this