Energy-efficient skewed static logic with dual Vt: Design and synthesis

Chulwoo Kim, Ki Wook Kim, Sung Mo Kang

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


In this paper, we describe skewed static logic (S2 L) with topology-dependent dual Vt which exhibits an energy-efficient operation. S2 L consumes less dynamic and static power compared to monotonic static (MS) CMOS. Speed degradation of S2 L, if any, can be offset by an accelerator circuit. We have designed NAND-NOR gate chains using 0.18-μm CMOS technology and verified that S2 L reduces energy-delay product over MS CMOS by 27%-50%. We have also designed 32-b carry-lookahead adders and verified that S2 L with dual Vt reduces delay by 43% and energy-delay product by 31% for 1-V power supply over conventional CMOS circuit. Synthesis algorithm for S2 L is developed and the experimental results show S2 L consumes 23% less power than MS CMOS with minor increase in delay.

Original languageEnglish
Pages (from-to)64-70
Number of pages7
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number1
Publication statusPublished - 2003 Feb


  • Accelerator
  • Adder
  • Dual Vt
  • Low power
  • Skewed logic
  • Synthesis algorithm

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Energy-efficient skewed static logic with dual Vt: Design and synthesis'. Together they form a unique fingerprint.

Cite this