Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier

Yeseul Kim; Jongsun Park

doi:10.1109/ISOCC56007.2022.10031290

Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier

Yeseul Kim, Jongsun Park

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Digital processing-in-memory (PIM) design has been actively researched since it does not need analog-to-digital converters (ADCs) that incur large area and energy consumption. However, due to the limited data flow of digital PIM, the data movement between memory cells still incurs significant energy consumption. In this paper, we propose an energy efficient spin-transfer torque (STT)-MRAM based digital PIM architecture, which can support the computations between different memory cells in column-wise and row-wise. The column-wise directional computation is enabled by employing current summation, and it can diversify the data flow of digital PIM, thus efficiently reducing the number of data movement between memory cells. The simulations with 28nm CMOS process show that the proposed digital PIM architecture achieves the energy saving of 43.7% compared to the state-of art architecture.

Original language	English
Title of host publication	Proceedings - International SoC Design Conference 2022, ISOCC 2022
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	9-10
Number of pages	2
ISBN (Electronic)	9781665459716
DOIs	https://doi.org/10.1109/ISOCC56007.2022.10031290
Publication status	Published - 2022
Event	19th International System-on-Chip Design Conference, ISOCC 2022 - Gangneung-si, Korea, Republic of Duration: 2022 Oct 19 → 2022 Oct 22

Publication series

Name	Proceedings - International SoC Design Conference 2022, ISOCC 2022

Conference

Conference	19th International System-on-Chip Design Conference, ISOCC 2022
Country/Territory	Korea, Republic of
City	Gangneung-si
Period	22/10/19 → 22/10/22

Bibliographical note

Funding Information:
ACKNOWLEDGMENT This work was supported by National R&D Program through the National Research Foundation of Korea funded by the Ministry of Science and ICT (NRF-2020M3F3A2A01082591). The EDA tool was supported by the IC Design Education Center(IDEC), Korea.

Publisher Copyright:
© 2022 IEEE.

Keywords

digital PIM
spin-transfer torque mram(STT-MRAM)

ASJC Scopus subject areas

Artificial Intelligence
Computer Science Applications
Hardware and Architecture
Safety, Risk, Reliability and Quality

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/ISOCC56007.2022.10031290

Cite this

Kim, Y., & Park, J. (2022). Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier. In Proceedings - International SoC Design Conference 2022, ISOCC 2022 (pp. 9-10). (Proceedings - International SoC Design Conference 2022, ISOCC 2022). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC56007.2022.10031290

Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier. / Kim, Yeseul; Park, Jongsun.
Proceedings - International SoC Design Conference 2022, ISOCC 2022. Institute of Electrical and Electronics Engineers Inc., 2022. p. 9-10 (Proceedings - International SoC Design Conference 2022, ISOCC 2022).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, Y & Park, J 2022, Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier. in Proceedings - International SoC Design Conference 2022, ISOCC 2022. Proceedings - International SoC Design Conference 2022, ISOCC 2022, Institute of Electrical and Electronics Engineers Inc., pp. 9-10, 19th International System-on-Chip Design Conference, ISOCC 2022, Gangneung-si, Korea, Republic of, 22/10/19. https://doi.org/10.1109/ISOCC56007.2022.10031290

@inproceedings{ad3da4d9b0a0455085b77272d5294383,

title = "Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier",

abstract = "Digital processing-in-memory (PIM) design has been actively researched since it does not need analog-to-digital converters (ADCs) that incur large area and energy consumption. However, due to the limited data flow of digital PIM, the data movement between memory cells still incurs significant energy consumption. In this paper, we propose an energy efficient spin-transfer torque (STT)-MRAM based digital PIM architecture, which can support the computations between different memory cells in column-wise and row-wise. The column-wise directional computation is enabled by employing current summation, and it can diversify the data flow of digital PIM, thus efficiently reducing the number of data movement between memory cells. The simulations with 28nm CMOS process show that the proposed digital PIM architecture achieves the energy saving of 43.7% compared to the state-of art architecture.",

keywords = "digital PIM, spin-transfer torque mram(STT-MRAM)",

author = "Yeseul Kim and Jongsun Park",

note = "Funding Information: ACKNOWLEDGMENT This work was supported by National R&D Program through the National Research Foundation of Korea funded by the Ministry of Science and ICT (NRF-2020M3F3A2A01082591). The EDA tool was supported by the IC Design Education Center(IDEC), Korea. Publisher Copyright: {\textcopyright} 2022 IEEE.; 19th International System-on-Chip Design Conference, ISOCC 2022 ; Conference date: 19-10-2022 Through 22-10-2022",

year = "2022",

doi = "10.1109/ISOCC56007.2022.10031290",

language = "English",

series = "Proceedings - International SoC Design Conference 2022, ISOCC 2022",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "9--10",

booktitle = "Proceedings - International SoC Design Conference 2022, ISOCC 2022",

}

TY - GEN

T1 - Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier

AU - Kim, Yeseul

AU - Park, Jongsun

N1 - Funding Information: ACKNOWLEDGMENT This work was supported by National R&D Program through the National Research Foundation of Korea funded by the Ministry of Science and ICT (NRF-2020M3F3A2A01082591). The EDA tool was supported by the IC Design Education Center(IDEC), Korea. Publisher Copyright: © 2022 IEEE.

PY - 2022

Y1 - 2022

N2 - Digital processing-in-memory (PIM) design has been actively researched since it does not need analog-to-digital converters (ADCs) that incur large area and energy consumption. However, due to the limited data flow of digital PIM, the data movement between memory cells still incurs significant energy consumption. In this paper, we propose an energy efficient spin-transfer torque (STT)-MRAM based digital PIM architecture, which can support the computations between different memory cells in column-wise and row-wise. The column-wise directional computation is enabled by employing current summation, and it can diversify the data flow of digital PIM, thus efficiently reducing the number of data movement between memory cells. The simulations with 28nm CMOS process show that the proposed digital PIM architecture achieves the energy saving of 43.7% compared to the state-of art architecture.

AB - Digital processing-in-memory (PIM) design has been actively researched since it does not need analog-to-digital converters (ADCs) that incur large area and energy consumption. However, due to the limited data flow of digital PIM, the data movement between memory cells still incurs significant energy consumption. In this paper, we propose an energy efficient spin-transfer torque (STT)-MRAM based digital PIM architecture, which can support the computations between different memory cells in column-wise and row-wise. The column-wise directional computation is enabled by employing current summation, and it can diversify the data flow of digital PIM, thus efficiently reducing the number of data movement between memory cells. The simulations with 28nm CMOS process show that the proposed digital PIM architecture achieves the energy saving of 43.7% compared to the state-of art architecture.

KW - digital PIM

KW - spin-transfer torque mram(STT-MRAM)

UR - http://www.scopus.com/inward/record.url?scp=85148478405&partnerID=8YFLogxK

U2 - 10.1109/ISOCC56007.2022.10031290

DO - 10.1109/ISOCC56007.2022.10031290

M3 - Conference contribution

AN - SCOPUS:85148478405

T3 - Proceedings - International SoC Design Conference 2022, ISOCC 2022

SP - 9

EP - 10

BT - Proceedings - International SoC Design Conference 2022, ISOCC 2022

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 19th International System-on-Chip Design Conference, ISOCC 2022

Y2 - 19 October 2022 through 22 October 2022

ER -

Energy-Efficient STT-MRAM based Digital PIM supporting Vertical Computations Using Sense Amplifier

Abstract

Publication series

Conference

Bibliographical note

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this