ESD protection circuit with an improved ESD capability for input or output circuit protection

Min Chul Jung, Sang Joon Hawng, Man Young Sung, Ey Goo Kang

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated stages for input or output protection. The ESD protection circuits for input pad and output pad were implemented from the proposed ESD protection circuit. The realized protection circuits for input pad and output pad have been simulated by HSPICE and approved the improved ESD capability.

    Original languageEnglish
    Title of host publication2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005
    Pages468-471
    Number of pages4
    DOIs
    Publication statusPublished - 2005
    Event2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005 - Cincinnati, OH, United States
    Duration: 2005 Aug 72005 Aug 10

    Publication series

    NameMidwest Symposium on Circuits and Systems
    Volume2005
    ISSN (Print)1548-3746

    Other

    Other2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005
    Country/TerritoryUnited States
    CityCincinnati, OH
    Period05/8/705/8/10

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Electrical and Electronic Engineering

    Fingerprint

    Dive into the research topics of 'ESD protection circuit with an improved ESD capability for input or output circuit protection'. Together they form a unique fingerprint.

    Cite this