Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP

Heemin Lee; Sungyeong Jang; Han Yee Kim; Taeweon Suh

doi:10.1109/ICOIN50884.2021.9334005

Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP

Heemin Lee, Sungyeong Jang, Han Yee Kim, Taeweon Suh

Department of Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Cache side-channel attacks have been getting remarked as it threatens the information security of the multitenant systems. Among them, the FLUSH+RELOAD attack is one of the high-accuracy and high-resolution cache side-channel attacks. However, there have been few works targeting Arm architecture due to its architectural differences from x86 processors such as accessibility of cache flush instruction. In this paper, we design hardware that allows unprivileged cache invalidation on Arm processor through ACP. By utilizing the developed IP, we demonstrate a FLUSH+RELOAD attack on T table-based AES in unprivileged user mode. Our suggestion shows better performance than previous studies using cache flush instruction.

Original language	English
Title of host publication	35th International Conference on Information Networking, ICOIN 2021
Publisher	IEEE Computer Society
Pages	32-35
Number of pages	4
ISBN (Electronic)	9781728191003
DOIs	https://doi.org/10.1109/ICOIN50884.2021.9334005
Publication status	Published - 2021 Jan 13
Event	35th International Conference on Information Networking, ICOIN 2021 - Jeju Island, Korea, Republic of Duration: 2021 Jan 13 → 2021 Jan 16

Publication series

Name	International Conference on Information Networking
Volume	2021-January
ISSN (Print)	1976-7684

Conference

Conference	35th International Conference on Information Networking, ICOIN 2021
Country/Territory	Korea, Republic of
City	Jeju Island
Period	21/1/13 → 21/1/16

Bibliographical note

Funding Information:
ACKNOWLEDGMENT This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government (MSIT) (No.2019-0-00533, Research on CPU vulnerability detection and validation), and National Research Foundation of Korea under Grant NRF-2019R1A2C1088390. *Correspondence to: Taeweon Suh.

Publisher Copyright:
© 2021 IEEE.

Keywords

ACP
Arm
Cache side-channel attacks
and FPGA

ASJC Scopus subject areas

Computer Networks and Communications
Information Systems

Access to Document

10.1109/ICOIN50884.2021.9334005

Cite this

Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP. / Lee, Heemin; Jang, Sungyeong; Kim, Han Yee et al.
35th International Conference on Information Networking, ICOIN 2021. IEEE Computer Society, 2021. p. 32-35 9334005 (International Conference on Information Networking; Vol. 2021-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Lee, H, Jang, S, Kim, HY & Suh, T 2021, Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP. in 35th International Conference on Information Networking, ICOIN 2021., 9334005, International Conference on Information Networking, vol. 2021-January, IEEE Computer Society, pp. 32-35, 35th International Conference on Information Networking, ICOIN 2021, Jeju Island, Korea, Republic of, 21/1/13. https://doi.org/10.1109/ICOIN50884.2021.9334005

@inproceedings{5ea4e57c4a264652a45d72acb719c028,

title = "Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP",

abstract = "Cache side-channel attacks have been getting remarked as it threatens the information security of the multitenant systems. Among them, the FLUSH+RELOAD attack is one of the high-accuracy and high-resolution cache side-channel attacks. However, there have been few works targeting Arm architecture due to its architectural differences from x86 processors such as accessibility of cache flush instruction. In this paper, we design hardware that allows unprivileged cache invalidation on Arm processor through ACP. By utilizing the developed IP, we demonstrate a FLUSH+RELOAD attack on T table-based AES in unprivileged user mode. Our suggestion shows better performance than previous studies using cache flush instruction.",

keywords = "ACP, Arm, Cache side-channel attacks, and FPGA",

author = "Heemin Lee and Sungyeong Jang and Kim, {Han Yee} and Taeweon Suh",

note = "Funding Information: ACKNOWLEDGMENT This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government (MSIT) (No.2019-0-00533, Research on CPU vulnerability detection and validation), and National Research Foundation of Korea under Grant NRF-2019R1A2C1088390. *Correspondence to: Taeweon Suh. Publisher Copyright: {\textcopyright} 2021 IEEE.; 35th International Conference on Information Networking, ICOIN 2021 ; Conference date: 13-01-2021 Through 16-01-2021",

year = "2021",

month = jan,

day = "13",

doi = "10.1109/ICOIN50884.2021.9334005",

language = "English",

series = "International Conference on Information Networking",

publisher = "IEEE Computer Society",

pages = "32--35",

booktitle = "35th International Conference on Information Networking, ICOIN 2021",

}

TY - GEN

T1 - Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP

AU - Lee, Heemin

AU - Jang, Sungyeong

AU - Kim, Han Yee

AU - Suh, Taeweon

N1 - Funding Information: ACKNOWLEDGMENT This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government (MSIT) (No.2019-0-00533, Research on CPU vulnerability detection and validation), and National Research Foundation of Korea under Grant NRF-2019R1A2C1088390. *Correspondence to: Taeweon Suh. Publisher Copyright: © 2021 IEEE.

PY - 2021/1/13

Y1 - 2021/1/13

N2 - Cache side-channel attacks have been getting remarked as it threatens the information security of the multitenant systems. Among them, the FLUSH+RELOAD attack is one of the high-accuracy and high-resolution cache side-channel attacks. However, there have been few works targeting Arm architecture due to its architectural differences from x86 processors such as accessibility of cache flush instruction. In this paper, we design hardware that allows unprivileged cache invalidation on Arm processor through ACP. By utilizing the developed IP, we demonstrate a FLUSH+RELOAD attack on T table-based AES in unprivileged user mode. Our suggestion shows better performance than previous studies using cache flush instruction.

AB - Cache side-channel attacks have been getting remarked as it threatens the information security of the multitenant systems. Among them, the FLUSH+RELOAD attack is one of the high-accuracy and high-resolution cache side-channel attacks. However, there have been few works targeting Arm architecture due to its architectural differences from x86 processors such as accessibility of cache flush instruction. In this paper, we design hardware that allows unprivileged cache invalidation on Arm processor through ACP. By utilizing the developed IP, we demonstrate a FLUSH+RELOAD attack on T table-based AES in unprivileged user mode. Our suggestion shows better performance than previous studies using cache flush instruction.

KW - ACP

KW - Arm

KW - Cache side-channel attacks

KW - and FPGA

UR - http://www.scopus.com/inward/record.url?scp=85100819437&partnerID=8YFLogxK

U2 - 10.1109/ICOIN50884.2021.9334005

DO - 10.1109/ICOIN50884.2021.9334005

M3 - Conference contribution

AN - SCOPUS:85100819437

T3 - International Conference on Information Networking

SP - 32

EP - 35

BT - 35th International Conference on Information Networking, ICOIN 2021

PB - IEEE Computer Society

T2 - 35th International Conference on Information Networking, ICOIN 2021

Y2 - 13 January 2021 through 16 January 2021

ER -

Hardware-Based FLUSH+RELOAD Attack on Armv8 System via ACP

Abstract

Publication series

Conference

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this