Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification

Junghoon Cho; Junhyun Song; Jongsun Park

doi:10.1109/ISOCC50952.2020.9332954

Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification

Junghoon Cho, Junhyun Song, Jongsun Park

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Block cipher ARIA is a cryptography consists of similar algorithm structure with AES, which was proposed for obtaining both security and hardware efficiency. In this paper, ARIA architecture implemented with hardware optimization scheme is proposed, in order to meet the increasing demand of implementing cryptographic module with low hardware cost. To optimize the substitution layer, which is the largest component among ARIA architecture, areas of S-boxes are optimized with composite field extension and applying irreducible polynomial coefficients which minimizes hardware cost of S-boxes. Datapath through the substitution layer is modified from 128bit to 32bit to minimize the number of S-boxes which constitute the substitution layer. With these optimization schemes, proposed architecture is implemented and synthesized using 65nm CMOS process, obtained 9942 GE of hardware area which is 78.43% less than previous ARIA implementation work.

Original language	English
Title of host publication	Proceedings - International SoC Design Conference, ISOCC 2020
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	304-305
Number of pages	2
ISBN (Electronic)	9781728183312
DOIs	https://doi.org/10.1109/ISOCC50952.2020.9332954
Publication status	Published - 2020 Oct 21
Event	17th International System-on-Chip Design Conference, ISOCC 2020 - Yeosu, Korea, Republic of Duration: 2020 Oct 21 → 2020 Oct 24

Publication series

Name	Proceedings - International SoC Design Conference, ISOCC 2020

Conference

Conference	17th International System-on-Chip Design Conference, ISOCC 2020
Country/Territory	Korea, Republic of
City	Yeosu
Period	20/10/21 → 20/10/24

Bibliographical note

Publisher Copyright:
© 2020 IEEE.

Keywords

ARIA
Composite Field
S-box

ASJC Scopus subject areas

Energy Engineering and Power Technology
Electrical and Electronic Engineering
Instrumentation
Artificial Intelligence
Hardware and Architecture

Access to Document

10.1109/ISOCC50952.2020.9332954

Cite this

Cho, J., Song, J., & Park, J. (2020). Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification. In Proceedings - International SoC Design Conference, ISOCC 2020 (pp. 304-305). Article 9332954 (Proceedings - International SoC Design Conference, ISOCC 2020). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC50952.2020.9332954

Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification. / Cho, Junghoon; Song, Junhyun; Park, Jongsun.
Proceedings - International SoC Design Conference, ISOCC 2020. Institute of Electrical and Electronics Engineers Inc., 2020. p. 304-305 9332954 (Proceedings - International SoC Design Conference, ISOCC 2020).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Cho, J, Song, J & Park, J 2020, Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification. in Proceedings - International SoC Design Conference, ISOCC 2020., 9332954, Proceedings - International SoC Design Conference, ISOCC 2020, Institute of Electrical and Electronics Engineers Inc., pp. 304-305, 17th International System-on-Chip Design Conference, ISOCC 2020, Yeosu, Korea, Republic of, 20/10/21. https://doi.org/10.1109/ISOCC50952.2020.9332954

Cho J, Song J, Park J. Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification. In Proceedings - International SoC Design Conference, ISOCC 2020. Institute of Electrical and Electronics Engineers Inc. 2020. p. 304-305. 9332954. (Proceedings - International SoC Design Conference, ISOCC 2020). doi: 10.1109/ISOCC50952.2020.9332954

@inproceedings{47decfd4b836466e936188de6b95f93d,

title = "Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification",

abstract = "Block cipher ARIA is a cryptography consists of similar algorithm structure with AES, which was proposed for obtaining both security and hardware efficiency. In this paper, ARIA architecture implemented with hardware optimization scheme is proposed, in order to meet the increasing demand of implementing cryptographic module with low hardware cost. To optimize the substitution layer, which is the largest component among ARIA architecture, areas of S-boxes are optimized with composite field extension and applying irreducible polynomial coefficients which minimizes hardware cost of S-boxes. Datapath through the substitution layer is modified from 128bit to 32bit to minimize the number of S-boxes which constitute the substitution layer. With these optimization schemes, proposed architecture is implemented and synthesized using 65nm CMOS process, obtained 9942 GE of hardware area which is 78.43% less than previous ARIA implementation work.",

keywords = "ARIA, Composite Field, S-box",

author = "Junghoon Cho and Junhyun Song and Jongsun Park",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 17th International System-on-Chip Design Conference, ISOCC 2020 ; Conference date: 21-10-2020 Through 24-10-2020",

year = "2020",

month = oct,

day = "21",

doi = "10.1109/ISOCC50952.2020.9332954",

language = "English",

series = "Proceedings - International SoC Design Conference, ISOCC 2020",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "304--305",

booktitle = "Proceedings - International SoC Design Conference, ISOCC 2020",

}

TY - GEN

T1 - Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification

AU - Cho, Junghoon

AU - Song, Junhyun

AU - Park, Jongsun

PY - 2020/10/21

Y1 - 2020/10/21

N2 - Block cipher ARIA is a cryptography consists of similar algorithm structure with AES, which was proposed for obtaining both security and hardware efficiency. In this paper, ARIA architecture implemented with hardware optimization scheme is proposed, in order to meet the increasing demand of implementing cryptographic module with low hardware cost. To optimize the substitution layer, which is the largest component among ARIA architecture, areas of S-boxes are optimized with composite field extension and applying irreducible polynomial coefficients which minimizes hardware cost of S-boxes. Datapath through the substitution layer is modified from 128bit to 32bit to minimize the number of S-boxes which constitute the substitution layer. With these optimization schemes, proposed architecture is implemented and synthesized using 65nm CMOS process, obtained 9942 GE of hardware area which is 78.43% less than previous ARIA implementation work.

AB - Block cipher ARIA is a cryptography consists of similar algorithm structure with AES, which was proposed for obtaining both security and hardware efficiency. In this paper, ARIA architecture implemented with hardware optimization scheme is proposed, in order to meet the increasing demand of implementing cryptographic module with low hardware cost. To optimize the substitution layer, which is the largest component among ARIA architecture, areas of S-boxes are optimized with composite field extension and applying irreducible polynomial coefficients which minimizes hardware cost of S-boxes. Datapath through the substitution layer is modified from 128bit to 32bit to minimize the number of S-boxes which constitute the substitution layer. With these optimization schemes, proposed architecture is implemented and synthesized using 65nm CMOS process, obtained 9942 GE of hardware area which is 78.43% less than previous ARIA implementation work.

KW - ARIA

KW - Composite Field

KW - S-box

UR - http://www.scopus.com/inward/record.url?scp=85100756552&partnerID=8YFLogxK

U2 - 10.1109/ISOCC50952.2020.9332954

DO - 10.1109/ISOCC50952.2020.9332954

M3 - Conference contribution

AN - SCOPUS:85100756552

T3 - Proceedings - International SoC Design Conference, ISOCC 2020

SP - 304

EP - 305

BT - Proceedings - International SoC Design Conference, ISOCC 2020

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 17th International System-on-Chip Design Conference, ISOCC 2020

Y2 - 21 October 2020 through 24 October 2020

ER -

Implementation of Low Cost ARIA Architecture with Composite Field Optimization and Datapath Modification

Abstract

Publication series

Conference

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this