Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter

Jinwoo Kim; Moo Young Kim; Ho Kyu Lee; Inhwa Jung; Chulwoo Kim

doi:10.1109/ICCE.2009.5012232

Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter

Jinwoo Kim, Moo Young Kim, Ho Kyu Lee, Inhwa Jung, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A 6-bit, 1.6-GS/s, flash ADC with a low-power architecture is presented. The proposed low-power architecture based on an analog input pre-processing method reduces the total number of comparators to almost two-thirds of that required in a conventional 6-bit, flash ADC. The advantages of the analog input pre-processing method include the low power consumption and small area due to the reduced number of comparators. The proposed flash ADC consumes 240mW at a supply voltage of 1.8V when implemented in a 0.18-μm CMOS technology. The simulated SNDR is 32dB at an input frequency of 200MHz.

Original language	English
Title of host publication	2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009
DOIs	https://doi.org/10.1109/ICCE.2009.5012232
Publication status	Published - 2009
Event	2009 International Conference on Consumer Electronics, ICCE 2009 - Las Vegas, NV, United States Duration: 2009 Jan 10 → 2009 Jan 14

Publication series

Name	Digest of Technical Papers - IEEE International Conference on Consumer Electronics
ISSN (Print)	0747-668X

Other

Other	2009 International Conference on Consumer Electronics, ICCE 2009
Country/Territory	United States
City	Las Vegas, NV
Period	09/1/10 → 09/1/14

ASJC Scopus subject areas

Industrial and Manufacturing Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/ICCE.2009.5012232

Cite this

Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter. / Kim, Jinwoo; Kim, Moo Young; Lee, Ho Kyu et al.
2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009. 2009. 5012232 (Digest of Technical Papers - IEEE International Conference on Consumer Electronics).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, J, Kim, MY, Lee, HK, Jung, I & Kim, C 2009, Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter. in 2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009., 5012232, Digest of Technical Papers - IEEE International Conference on Consumer Electronics, 2009 International Conference on Consumer Electronics, ICCE 2009, Las Vegas, NV, United States, 09/1/10. https://doi.org/10.1109/ICCE.2009.5012232

@inproceedings{8a36937ba2f148c48d80346bbfcd7c5d,

title = "Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter",

abstract = "A 6-bit, 1.6-GS/s, flash ADC with a low-power architecture is presented. The proposed low-power architecture based on an analog input pre-processing method reduces the total number of comparators to almost two-thirds of that required in a conventional 6-bit, flash ADC. The advantages of the analog input pre-processing method include the low power consumption and small area due to the reduced number of comparators. The proposed flash ADC consumes 240mW at a supply voltage of 1.8V when implemented in a 0.18-μm CMOS technology. The simulated SNDR is 32dB at an input frequency of 200MHz.",

author = "Jinwoo Kim and Kim, {Moo Young} and Lee, {Ho Kyu} and Inhwa Jung and Chulwoo Kim",

year = "2009",

doi = "10.1109/ICCE.2009.5012232",

language = "English",

isbn = "9781424425594",

series = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",

booktitle = "2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009",

}

TY - GEN

T1 - Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter

AU - Kim, Jinwoo

AU - Kim, Moo Young

AU - Lee, Ho Kyu

AU - Jung, Inhwa

AU - Kim, Chulwoo

PY - 2009

Y1 - 2009

N2 - A 6-bit, 1.6-GS/s, flash ADC with a low-power architecture is presented. The proposed low-power architecture based on an analog input pre-processing method reduces the total number of comparators to almost two-thirds of that required in a conventional 6-bit, flash ADC. The advantages of the analog input pre-processing method include the low power consumption and small area due to the reduced number of comparators. The proposed flash ADC consumes 240mW at a supply voltage of 1.8V when implemented in a 0.18-μm CMOS technology. The simulated SNDR is 32dB at an input frequency of 200MHz.

AB - A 6-bit, 1.6-GS/s, flash ADC with a low-power architecture is presented. The proposed low-power architecture based on an analog input pre-processing method reduces the total number of comparators to almost two-thirds of that required in a conventional 6-bit, flash ADC. The advantages of the analog input pre-processing method include the low power consumption and small area due to the reduced number of comparators. The proposed flash ADC consumes 240mW at a supply voltage of 1.8V when implemented in a 0.18-μm CMOS technology. The simulated SNDR is 32dB at an input frequency of 200MHz.

UR - http://www.scopus.com/inward/record.url?scp=70349266457&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349266457&partnerID=8YFLogxK

U2 - 10.1109/ICCE.2009.5012232

DO - 10.1109/ICCE.2009.5012232

M3 - Conference contribution

AN - SCOPUS:70349266457

SN - 9781424425594

T3 - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

BT - 2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009

T2 - 2009 International Conference on Consumer Electronics, ICCE 2009

Y2 - 10 January 2009 through 14 January 2009

ER -

Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this