Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter

Jinwoo Kim, Moo Young Kim, Ho Kyu Lee, Inhwa Jung, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A 6-bit, 1.6-GS/s, flash ADC with a low-power architecture is presented. The proposed low-power architecture based on an analog input pre-processing method reduces the total number of comparators to almost two-thirds of that required in a conventional 6-bit, flash ADC. The advantages of the analog input pre-processing method include the low power consumption and small area due to the reduced number of comparators. The proposed flash ADC consumes 240mW at a supply voltage of 1.8V when implemented in a 0.18-μm CMOS technology. The simulated SNDR is 32dB at an input frequency of 200MHz.

Original languageEnglish
Title of host publication2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009
DOIs
Publication statusPublished - 2009
Event2009 International Conference on Consumer Electronics, ICCE 2009 - Las Vegas, NV, United States
Duration: 2009 Jan 102009 Jan 14

Publication series

NameDigest of Technical Papers - IEEE International Conference on Consumer Electronics
ISSN (Print)0747-668X

Other

Other2009 International Conference on Consumer Electronics, ICCE 2009
Country/TerritoryUnited States
CityLas Vegas, NV
Period09/1/1009/1/14

ASJC Scopus subject areas

  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Low-power architecture for A 6-bit 1.6GS/s Flash A/D converter'. Together they form a unique fingerprint.

Cite this