Low-power pipelined phase accumulator using CMOS-CML hybrid F/Fs for pre-skewing operation

Yun Hwan Jung, Yong Sin Kim, Yohan Hong, Ju Eon Kim, Kwang Hyun Baek

Research output: Contribution to journalArticlepeer-review


In this paper, a low-power pipelined phase accumulator (PACC) for high-speed direct digital frequency synthesizers (DDFSs) is presented. In the proposed PACC structure, the accumulator core block and the post-skewing block are based on current mode logic (CML) design topology for high-speed operations, whereas the preskewing block consists of static CMOS D-F/Fs and CMOS-CML hybrid F/Fs for low-power operations. The proposed CMOS-CML hybrid F/F provides fast level conversion (CMOS to CML) by having separate current sources and it also consumes low power dissipation by sequentially activating the current sources. Simulated results show that the proposed 24-bit PACC reduces power consumption by 31% compared with a conventional pipelined architecture when input data is updated every eight clock cycles. The operating speed of the proposed PACC is 45% faster than that of the conventional pipelined PACC under the condition of the same power dissipation.

Original languageEnglish
Article number20130571
Journalieice electronics express
Issue number19
Publication statusPublished - 2013
Externally publishedYes


  • Accumulator
  • Direct digital frequency synthesizer (DDFS)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering


Dive into the research topics of 'Low-power pipelined phase accumulator using CMOS-CML hybrid F/Fs for pre-skewing operation'. Together they form a unique fingerprint.

Cite this