New architecture for the fast Viterbi algorithm

Inkyu Lee, Jeff L. Sonntag

Research output: Contribution to conferencePaperpeer-review

13 Citations (Scopus)


A novel architecture design to speed up the Viterbi algorithm is proposed. By doubling the number of states in the trellis, the serial operation of a traditional Add-Compare-Select (ACS) unit is transformed into a parallel operation, thus achieving a substantial speed increase. The use of the proposed architecture would increase the speed by 33% at the expense of a faily modest increase in area, thus removing the Viterbi detector/decoder from the worst case speed bottleneck path in most high-speed applications. A simple example is shown to illustrate the proposed algorithm in Maximum Likelihood Sequence Detector.

Original languageEnglish
Number of pages5
Publication statusPublished - 2000
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Global and Planetary Change


Dive into the research topics of 'New architecture for the fast Viterbi algorithm'. Together they form a unique fingerprint.

Cite this