NMOS Energy Recovery Logic

Chulwoo Kim, Seung Moon Yoo, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)


In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

Original languageEnglish
Title of host publicationProceedings of the IEEE Great Lakes Symposium on VLSI
Number of pages4
ISBN (Print)0769501044
Publication statusPublished - 1999
Externally publishedYes
EventProceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99) - Ann Arbor, MI, USA
Duration: 1999 Mar 41999 Mar 6

Publication series

NameProceedings of the IEEE Great Lakes Symposium on VLSI
ISSN (Print)1066-1395


OtherProceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99)
CityAnn Arbor, MI, USA

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'NMOS Energy Recovery Logic'. Together they form a unique fingerprint.

Cite this