NMOS Energy Recovery Logic

Chulwoo Kim; Seung Moon Yoo; Sung Mo Kang

NMOS Energy Recovery Logic

Chulwoo Kim, Seung Moon Yoo, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

Original language	English
Title of host publication	Proceedings of the IEEE Great Lakes Symposium on VLSI
Publisher	IEEE
Pages	310-313
Number of pages	4
ISBN (Print)	0769501044
Publication status	Published - 1999
Externally published	Yes
Event	Proceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99) - Ann Arbor, MI, USA Duration: 1999 Mar 4 → 1999 Mar 6

Publication series

Name	Proceedings of the IEEE Great Lakes Symposium on VLSI
ISSN (Print)	1066-1395

Other

Other	Proceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99)
City	Ann Arbor, MI, USA
Period	99/3/4 → 99/3/6

ASJC Scopus subject areas

Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Cite this

@inproceedings{b6096cf5e0c3426992130c04f0288375,

title = "NMOS Energy Recovery Logic",

abstract = "In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.",

author = "Chulwoo Kim and Yoo, {Seung Moon} and Kang, {Sung Mo}",

year = "1999",

language = "English",

isbn = "0769501044",

series = "Proceedings of the IEEE Great Lakes Symposium on VLSI",

publisher = "IEEE",

pages = "310--313",

booktitle = "Proceedings of the IEEE Great Lakes Symposium on VLSI",

note = "Proceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99) ; Conference date: 04-03-1999 Through 06-03-1999",

}

TY - GEN

T1 - NMOS Energy Recovery Logic

AU - Kim, Chulwoo

AU - Yoo, Seung Moon

AU - Kang, Sung Mo

PY - 1999

Y1 - 1999

N2 - In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

AB - In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

UR - http://www.scopus.com/inward/record.url?scp=0033361490&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033361490&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0033361490

SN - 0769501044

T3 - Proceedings of the IEEE Great Lakes Symposium on VLSI

SP - 310

EP - 313

BT - Proceedings of the IEEE Great Lakes Symposium on VLSI

PB - IEEE

T2 - Proceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99)

Y2 - 4 March 1999 through 6 March 1999

ER -

NMOS Energy Recovery Logic

Abstract

Publication series

Other

ASJC Scopus subject areas

UN SDGs

Other files and links

Fingerprint

Cite this