Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates

Jeongje Moon; Yoonjoong Kim; Doohyeok Lim; Sangsig Kim

doi:10.1007/s12274-017-1889-4

Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates

Jeongje Moon, Yoonjoong Kim, Doohyeok Lim, Sangsig Kim

Research output: Contribution to journal › Article › peer-review

7 Citations (Scopus)

Abstract

In this study, we propose complementary metal-oxide−semiconductor (CMOS) NOR logic gates consisting of silicon nanowire (NW) arrays on bendable substrates. A circuit consisting of two p-channel NW field-effect transistors (NWFETs) in series and two n-channel NWFETs in parallel is constructed to operate a two-input CMOS NOR logic gate. The NOR logic gates operate at a low supply voltage of 1 V with a rail-to-rail logic swing and a high voltage gain of approximately −3.0. The exact NOR logic functionality is achieved owing to the superior electrical characteristics of the well-aligned p- and n-NWFETs, which are obtained using conventional Si-based CMOS technology. Moreover, the NOR logic gates exhibit stable characteristics and have good mechanical properties. The proposed bendable NW CMOS NOR logic gates are promising building blocks for future bendable integrated electronics. [Figure not available: see fulltext.].

Original language	English
Pages (from-to)	2625-2631
Number of pages	7
Journal	Nano Research
Volume	11
Issue number	5
DOIs	https://doi.org/10.1007/s12274-017-1889-4
Publication status	Published - 2018 May 1

Bibliographical note

Funding Information:
This work was partly supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (Nos. NRF-2013R1A2A1A03070750 and NRF-2015R1A2A1A15055437), the Brain Korea 21 Plus Project in 2017, and Samsung Electronics.

Publisher Copyright:
© 2017, Tsinghua University Press and Springer-Verlag GmbH Germany, part of Springer Nature.

Copyright:
Copyright 2020 Elsevier B.V., All rights reserved.

Keywords

NOR logic gate
bendable substrate
field-effect transistor
silicon nanowire

ASJC Scopus subject areas

General Materials Science
Electrical and Electronic Engineering

Access to Document

10.1007/s12274-017-1889-4

Cite this

@article{122476a7197c4b09859c4edf433425fe,

title = "Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates",

abstract = "In this study, we propose complementary metal-oxide−semiconductor (CMOS) NOR logic gates consisting of silicon nanowire (NW) arrays on bendable substrates. A circuit consisting of two p-channel NW field-effect transistors (NWFETs) in series and two n-channel NWFETs in parallel is constructed to operate a two-input CMOS NOR logic gate. The NOR logic gates operate at a low supply voltage of 1 V with a rail-to-rail logic swing and a high voltage gain of approximately −3.0. The exact NOR logic functionality is achieved owing to the superior electrical characteristics of the well-aligned p- and n-NWFETs, which are obtained using conventional Si-based CMOS technology. Moreover, the NOR logic gates exhibit stable characteristics and have good mechanical properties. The proposed bendable NW CMOS NOR logic gates are promising building blocks for future bendable integrated electronics. [Figure not available: see fulltext.].",

keywords = "NOR logic gate, bendable substrate, field-effect transistor, silicon nanowire",

author = "Jeongje Moon and Yoonjoong Kim and Doohyeok Lim and Sangsig Kim",

note = "Funding Information: This work was partly supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (Nos. NRF-2013R1A2A1A03070750 and NRF-2015R1A2A1A15055437), the Brain Korea 21 Plus Project in 2017, and Samsung Electronics. Publisher Copyright: {\textcopyright} 2017, Tsinghua University Press and Springer-Verlag GmbH Germany, part of Springer Nature. Copyright: Copyright 2020 Elsevier B.V., All rights reserved.",

year = "2018",

month = may,

day = "1",

doi = "10.1007/s12274-017-1889-4",

language = "English",

volume = "11",

pages = "2625--2631",

journal = "Nano Research",

issn = "1998-0124",

publisher = "Tsinghua University Press",

number = "5",

}

TY - JOUR

T1 - Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates

AU - Moon, Jeongje

AU - Kim, Yoonjoong

AU - Lim, Doohyeok

AU - Kim, Sangsig

N1 - Funding Information: This work was partly supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (Nos. NRF-2013R1A2A1A03070750 and NRF-2015R1A2A1A15055437), the Brain Korea 21 Plus Project in 2017, and Samsung Electronics. Publisher Copyright: © 2017, Tsinghua University Press and Springer-Verlag GmbH Germany, part of Springer Nature. Copyright: Copyright 2020 Elsevier B.V., All rights reserved.

PY - 2018/5/1

Y1 - 2018/5/1

N2 - In this study, we propose complementary metal-oxide−semiconductor (CMOS) NOR logic gates consisting of silicon nanowire (NW) arrays on bendable substrates. A circuit consisting of two p-channel NW field-effect transistors (NWFETs) in series and two n-channel NWFETs in parallel is constructed to operate a two-input CMOS NOR logic gate. The NOR logic gates operate at a low supply voltage of 1 V with a rail-to-rail logic swing and a high voltage gain of approximately −3.0. The exact NOR logic functionality is achieved owing to the superior electrical characteristics of the well-aligned p- and n-NWFETs, which are obtained using conventional Si-based CMOS technology. Moreover, the NOR logic gates exhibit stable characteristics and have good mechanical properties. The proposed bendable NW CMOS NOR logic gates are promising building blocks for future bendable integrated electronics. [Figure not available: see fulltext.].

AB - In this study, we propose complementary metal-oxide−semiconductor (CMOS) NOR logic gates consisting of silicon nanowire (NW) arrays on bendable substrates. A circuit consisting of two p-channel NW field-effect transistors (NWFETs) in series and two n-channel NWFETs in parallel is constructed to operate a two-input CMOS NOR logic gate. The NOR logic gates operate at a low supply voltage of 1 V with a rail-to-rail logic swing and a high voltage gain of approximately −3.0. The exact NOR logic functionality is achieved owing to the superior electrical characteristics of the well-aligned p- and n-NWFETs, which are obtained using conventional Si-based CMOS technology. Moreover, the NOR logic gates exhibit stable characteristics and have good mechanical properties. The proposed bendable NW CMOS NOR logic gates are promising building blocks for future bendable integrated electronics. [Figure not available: see fulltext.].

KW - NOR logic gate

KW - bendable substrate

KW - field-effect transistor

KW - silicon nanowire

UR - http://www.scopus.com/inward/record.url?scp=85033385654&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85033385654&partnerID=8YFLogxK

U2 - 10.1007/s12274-017-1889-4

DO - 10.1007/s12274-017-1889-4

M3 - Article

AN - SCOPUS:85033385654

SN - 1998-0124

VL - 11

SP - 2625

EP - 2631

JO - Nano Research

JF - Nano Research

IS - 5

ER -

Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates

Abstract

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this