Study of GPU scalability

Kyu Hyun Choi; Dongha Jung; Seon Wook Kim; Tae Ho Hwang; Jin San Kwon; Dong Sun Kim

doi:10.1109/ISCE.2014.6884421

Study of GPU scalability

Kyu Hyun Choi, Dongha Jung, Seon Wook Kim, Tae Ho Hwang, Jin San Kwon, Dong Sun Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

General-purpose Graphic Processing Units (GPGPUs) have been widely used to accelerate heavy compute-intensive applications. In a market the number of GPU cores on one chip are increased to maximize performance by exploiting thread-level parallelism (TLP). But memory system could be a bottleneck, and assigning more cores does not help faster execution. In this paper, we observe GPU core scalability issue, and analyze major causes of the performance degradation under many core configuration in perspective of memory latency.

Original language	English
Title of host publication	ISCE 2014 - 18th IEEE International Symposium on Consumer Electronics
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Print)	9781479945924
DOIs	https://doi.org/10.1109/ISCE.2014.6884421
Publication status	Published - 2014
Event	18th IEEE International Symposium on Consumer Electronics, ISCE 2014 - Jeju, Korea, Republic of Duration: 2014 Jun 22 → 2014 Jun 25

Publication series

Name	Proceedings of the International Symposium on Consumer Electronics, ISCE

Other

Other	18th IEEE International Symposium on Consumer Electronics, ISCE 2014
Country/Territory	Korea, Republic of
City	Jeju
Period	14/6/22 → 14/6/25

Keywords

GPU
memory latency
scalability

ASJC Scopus subject areas

Engineering(all)

Access to Document

10.1109/ISCE.2014.6884421

Cite this

Study of GPU scalability. / Choi, Kyu Hyun; Jung, Dongha; Kim, Seon Wook et al.
ISCE 2014 - 18th IEEE International Symposium on Consumer Electronics. Institute of Electrical and Electronics Engineers Inc., 2014. 6884421 (Proceedings of the International Symposium on Consumer Electronics, ISCE).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Choi, KH, Jung, D, Kim, SW, Hwang, TH, Kwon, JS & Kim, DS 2014, Study of GPU scalability. in ISCE 2014 - 18th IEEE International Symposium on Consumer Electronics., 6884421, Proceedings of the International Symposium on Consumer Electronics, ISCE, Institute of Electrical and Electronics Engineers Inc., 18th IEEE International Symposium on Consumer Electronics, ISCE 2014, Jeju, Korea, Republic of, 14/6/22. https://doi.org/10.1109/ISCE.2014.6884421

@inproceedings{1f980a59b99c4384ab7d0fc4c1dd9bfe,

title = "Study of GPU scalability",

abstract = "General-purpose Graphic Processing Units (GPGPUs) have been widely used to accelerate heavy compute-intensive applications. In a market the number of GPU cores on one chip are increased to maximize performance by exploiting thread-level parallelism (TLP). But memory system could be a bottleneck, and assigning more cores does not help faster execution. In this paper, we observe GPU core scalability issue, and analyze major causes of the performance degradation under many core configuration in perspective of memory latency.",

keywords = "GPU, memory latency, scalability",

author = "Choi, {Kyu Hyun} and Dongha Jung and Kim, {Seon Wook} and Hwang, {Tae Ho} and Kwon, {Jin San} and Kim, {Dong Sun}",

year = "2014",

doi = "10.1109/ISCE.2014.6884421",

language = "English",

isbn = "9781479945924",

series = "Proceedings of the International Symposium on Consumer Electronics, ISCE",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "ISCE 2014 - 18th IEEE International Symposium on Consumer Electronics",

note = "18th IEEE International Symposium on Consumer Electronics, ISCE 2014 ; Conference date: 22-06-2014 Through 25-06-2014",

}

TY - GEN

T1 - Study of GPU scalability

AU - Choi, Kyu Hyun

AU - Jung, Dongha

AU - Kim, Seon Wook

AU - Hwang, Tae Ho

AU - Kwon, Jin San

AU - Kim, Dong Sun

PY - 2014

Y1 - 2014

N2 - General-purpose Graphic Processing Units (GPGPUs) have been widely used to accelerate heavy compute-intensive applications. In a market the number of GPU cores on one chip are increased to maximize performance by exploiting thread-level parallelism (TLP). But memory system could be a bottleneck, and assigning more cores does not help faster execution. In this paper, we observe GPU core scalability issue, and analyze major causes of the performance degradation under many core configuration in perspective of memory latency.

AB - General-purpose Graphic Processing Units (GPGPUs) have been widely used to accelerate heavy compute-intensive applications. In a market the number of GPU cores on one chip are increased to maximize performance by exploiting thread-level parallelism (TLP). But memory system could be a bottleneck, and assigning more cores does not help faster execution. In this paper, we observe GPU core scalability issue, and analyze major causes of the performance degradation under many core configuration in perspective of memory latency.

KW - GPU

KW - memory latency

KW - scalability

UR - http://www.scopus.com/inward/record.url?scp=84907381434&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907381434&partnerID=8YFLogxK

U2 - 10.1109/ISCE.2014.6884421

DO - 10.1109/ISCE.2014.6884421

M3 - Conference contribution

AN - SCOPUS:84907381434

SN - 9781479945924

T3 - Proceedings of the International Symposium on Consumer Electronics, ISCE

BT - ISCE 2014 - 18th IEEE International Symposium on Consumer Electronics

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 18th IEEE International Symposium on Consumer Electronics, ISCE 2014

Y2 - 22 June 2014 through 25 June 2014

ER -

Study of GPU scalability

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this