Wide frequency range duty cycle correction circuit for DDR interface

Dongsuk Shin, Soo Won Kim, Chulwoo Kim

    Research output: Contribution to journalArticlepeer-review

    3 Citations (Scopus)

    Abstract

    The proposed wide-range digital duty cycle correction (DCC) circuit corrects an arbitrary input clock duty ratio to 50% while preserving the output clock phase even when the input clock duty ratio suddenly changes. Also, DCC control information is preserved during power-down mode. In this work, for input frequency range of 500MHz to 2 GHz with ±10% duty ratio error, the output duty ratio error is corrected to be less than ±1.4%. The proposed DCC circuit is designed and verified using a 0.18 μm CMOS technology.

    Original languageEnglish
    Pages (from-to)254-259
    Number of pages6
    Journalieice electronics express
    Volume5
    Issue number8
    DOIs
    Publication statusPublished - 2008 Apr 25

    Keywords

    • Double date rate
    • Duty cycle correction
    • Duty detector

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Electrical and Electronic Engineering

    Fingerprint

    Dive into the research topics of 'Wide frequency range duty cycle correction circuit for DDR interface'. Together they form a unique fingerprint.

    Cite this