Wide frequency range duty cycle correction circuit for DDR interface

Dongsuk Shin; Soo Won Kim; Chulwoo Kim

doi:10.1587/elex.5.254

Wide frequency range duty cycle correction circuit for DDR interface

Dongsuk Shin, Soo Won Kim, Chulwoo Kim

Research output: Contribution to journal › Article › peer-review

3 Citations (Scopus)

Abstract

The proposed wide-range digital duty cycle correction (DCC) circuit corrects an arbitrary input clock duty ratio to 50% while preserving the output clock phase even when the input clock duty ratio suddenly changes. Also, DCC control information is preserved during power-down mode. In this work, for input frequency range of 500MHz to 2 GHz with ±10% duty ratio error, the output duty ratio error is corrected to be less than ±1.4%. The proposed DCC circuit is designed and verified using a 0.18 μm CMOS technology.

Original language	English
Pages (from-to)	254-259
Number of pages	6
Journal	ieice electronics express
Volume	5
Issue number	8
DOIs	https://doi.org/10.1587/elex.5.254
Publication status	Published - 2008 Apr 25

Keywords

Double date rate
Duty cycle correction
Duty detector

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1587/elex.5.254

Cite this

@article{711397b371c640e7ad12587113284744,

title = "Wide frequency range duty cycle correction circuit for DDR interface",

abstract = "The proposed wide-range digital duty cycle correction (DCC) circuit corrects an arbitrary input clock duty ratio to 50% while preserving the output clock phase even when the input clock duty ratio suddenly changes. Also, DCC control information is preserved during power-down mode. In this work, for input frequency range of 500MHz to 2 GHz with ±10% duty ratio error, the output duty ratio error is corrected to be less than ±1.4%. The proposed DCC circuit is designed and verified using a 0.18 μm CMOS technology.",

keywords = "Double date rate, Duty cycle correction, Duty detector",

author = "Dongsuk Shin and Kim, {Soo Won} and Chulwoo Kim",

year = "2008",

month = apr,

day = "25",

doi = "10.1587/elex.5.254",

language = "English",

volume = "5",

pages = "254--259",

journal = "ieice electronics express",

issn = "1349-2543",

publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",

number = "8",

}

TY - JOUR

T1 - Wide frequency range duty cycle correction circuit for DDR interface

AU - Shin, Dongsuk

AU - Kim, Soo Won

AU - Kim, Chulwoo

PY - 2008/4/25

Y1 - 2008/4/25

N2 - The proposed wide-range digital duty cycle correction (DCC) circuit corrects an arbitrary input clock duty ratio to 50% while preserving the output clock phase even when the input clock duty ratio suddenly changes. Also, DCC control information is preserved during power-down mode. In this work, for input frequency range of 500MHz to 2 GHz with ±10% duty ratio error, the output duty ratio error is corrected to be less than ±1.4%. The proposed DCC circuit is designed and verified using a 0.18 μm CMOS technology.

AB - The proposed wide-range digital duty cycle correction (DCC) circuit corrects an arbitrary input clock duty ratio to 50% while preserving the output clock phase even when the input clock duty ratio suddenly changes. Also, DCC control information is preserved during power-down mode. In this work, for input frequency range of 500MHz to 2 GHz with ±10% duty ratio error, the output duty ratio error is corrected to be less than ±1.4%. The proposed DCC circuit is designed and verified using a 0.18 μm CMOS technology.

KW - Double date rate

KW - Duty cycle correction

KW - Duty detector

UR - http://www.scopus.com/inward/record.url?scp=45249106193&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=45249106193&partnerID=8YFLogxK

U2 - 10.1587/elex.5.254

DO - 10.1587/elex.5.254

M3 - Article

AN - SCOPUS:45249106193

SN - 1349-2543

VL - 5

SP - 254

EP - 259

JO - ieice electronics express

JF - ieice electronics express

IS - 8

ER -

Wide frequency range duty cycle correction circuit for DDR interface

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this